Abstract
Design of mixed-signal analog integrated circuits (ICs) often involves a co-design of the internal functional analog circuit blocks, on-chip ESD solutions and even the process integration in case of power optimized technology. Protection of the pins with system-level specification requires an in-depth understanding of a number of rather cross-disciplinary subjects.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Vashchenko, V., Scholz, M. (2014). On-Chip System Level ESD Devices and Clamps. In: System Level ESD Protection. Springer, Cham. https://doi.org/10.1007/978-3-319-03221-4_3
Download citation
DOI: https://doi.org/10.1007/978-3-319-03221-4_3
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-03220-7
Online ISBN: 978-3-319-03221-4
eBook Packages: EngineeringEngineering (R0)