Process Model Accuracy Enhancement Using Cluster Based Approach

  • Pardeep KumarEmail author
  • Samit Barai
  • Babji Srinivasan
  • Nihar R. Mohapatra
Part of the Environmental Science and Engineering book series (ESE)


Full chip resist simulation is a critical step in the lithography simulation of advanced CMOS technology nodes. The semi-empirical compact models (such as compact model 1, also known as CM1) are generally used in the semiconductor industries for resist simulation since the physical models are computationally expensive. The CM1 model considers physical effects of the resist process and uses a constant threshold on a two dimensional resist surface to extract the critical dimension (CD). However, the required threshold for different samples may vary over a range and therefore a constant threshold value may not hit an optimal solution for all the samples. In this paper, we propose a clustering based approach to enhance the accuracy of CM1 model and resist simulation. In this proposed approach, various attributes of the lithographic samples such as aerial image and pattern density are used to bin the samples into different groups (clusters). The CM1 model is then used to calibrate parameters individually for each group. This approach is verified by doing the resist simulation on one of the layers of 14 nm CMOS technology and the results show good improvement in model accuracy.


Compact model Resist model K-means clustering Lithography simulation 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Frederick H. Dill, IEEE Transactions on Electron Devices, Vol. ED-22, No. 7, July, 1975.Google Scholar
  2. 2.
    Chris A. Mack, Proceedings of SPIE Vol. 2197/501, 1994.Google Scholar
  3. 3.
    John Randall et al., Microelectronic Engineering 46, 59-63, 1999.Google Scholar
  4. 4.
    Yuri Granik et al., Proceedings of SPIE Vol. 6154, 61543E − 1, 2006.Google Scholar
  5. 5.
    Yuri Granik et al., Proceedings of SPIE Vol. 6520, 652043-1, 2007.Google Scholar
  6. 6.
    Tapas Kanungo et al., IEEE Transactions on Pattern Analysis and Machine Intelligence, Vol. 24, No. 7, July 2002.Google Scholar
  7. 7.
    Amr Abdo et al., Proceedings of SPIE Vol. 7640, 76401E − 1, 2010.Google Scholar
  8. 8.
    Amr Abdo et al., Proceedings of SPIE Vol. 6349, 634923-1, 2006.Google Scholar

Copyright information

© Springer International Publishing Switzerland 2014

Authors and Affiliations

  • Pardeep Kumar
    • 1
    Email author
  • Samit Barai
    • 2
  • Babji Srinivasan
    • 1
  • Nihar R. Mohapatra
    • 1
  1. 1.Indian Institute of TechnologyChandkheda, AhmedabadIndia
  2. 2.IBM Microelectronics, SRDC—Computational LithographyBangaloreIndia

Personalised recommendations