Two Dimensional Model for Threshold Voltage Roll-Off of Short Channel High-k Gate-Stack Double-Gate (DG) MOSFETs
Part of the
Environmental Science and Engineering
book series (ESE)
In this paper a two-dimensional (2D) model of threshold voltage roll-off of uniformly doped high-k gate stack double-gate (DG) metal–oxide–semiconductor field-effect transistors (MOSFETs) is presented. The surface potential is obtained by solving the 2D Poisson’s equation using evanescent mode analysis and then it is used to model the threshold voltage roll-off. Threshold voltage roll-off variations against device channel length for different values of gate dielectric constant and silicon film thickness are shown. The modeling results show a good agreement with the numerical simulation data obtained by ATLAS™, a 2D device simulator from SILVACO.
KeywordsDG MOSFET High-k Threshold voltage roll-off SCE EOT
G Wilk, R M Wallace, J M Anthony, J. Appl. Phys.
, 5243 (2001).Google Scholar
R M Wallace, G D Wilk, Crit. Rev. Solid State Mater. Sci.
, 231 (2003).Google Scholar
J Robertson, Eur. Phys. J. Appl. Phys
, 265 (2004).CrossRefGoogle Scholar
R. Chaneliere C, S Four, JL Autran, RAB Devine, NP Sandler, J. Appl. Phys.
, 4823 (1998).Google Scholar
SA Campbell, DC Gilmer, X-C Wang, M-T Hsieh, H-S Kim, WL Gladfelter, IEEE Trans. Electron Devices, 44
104 (1997).CrossRefGoogle Scholar
G. Zhang, Z. Shao, and K. Zhou, IEEE Trans. Electron Devices, 55
, 803 (2008).CrossRefGoogle Scholar
S.-H. Oh, D. Monroe, and J. M. Hergenrother, IEEE Electron Device Lett., 21
, 445 (2000).CrossRefGoogle Scholar
A. Dasgupta and S. K. Lahiri, IEEE Trans. Electron Devices, 35
, 390 (1988).CrossRefGoogle Scholar
© Springer International Publishing Switzerland 2014