Power Management in Adaptive Pipelined MPSoCs
System-level power management schemes are often deployed in MPSoCs to exploit the idleness of processors at run-time for energy reduction by putting idle processors in low-power states [1, 2]. These schemes decide “when" and “which" power state should be selected for a processor to maximally reduce the energy consumption of the MPSoC. The decision is a challenging one due to the latency and energy overheads involved in a transition from one power state to another. The aim of this chapter is to propose a power manager for an adaptive pipelined MPSoC to select the most suitable power state for each of the idle auxiliary processors.
- 1.L. Benini, A. Bogliolo, G. De Micheli, A survey of design techniques for system-level dynamic power management. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 8, 299–316 (2000)Google Scholar
- 4.K. Agarwal, K. Nowka, H. Deogun, D. Sylvester, Power gating with multiple sleep modes, in Proceedings of the 7th International Symposium on Quality Electronic Design, ISQED ’06, pp. 633–637, 2006Google Scholar
- 6.T. Tuan, A. Rahman, S. Das, S. Trimberger, S. Kao, A 90-nm low-power fpga for battery-powered applications. IEEE Trans. Computer-Aided Des. Integr. Circuits Syst. 26(2), 296–300 (2007)Google Scholar