Abstract
Field programmable gate arrays (FPGAs) are a natural target for application-specific arithmetic, and many of the techniques developed in this book were motivated by FPGA applications. This chapter gives a brief overview of FPGA architectural features relevant to application-specific arithmetic.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Stratix V Device Handbook. Altera Corporation. 2013.
Versal Architecture Prime Series Libraries Guide (UG1344). Advanced Micro Devices, Inc. 2022.
Versal ACAP Configurable Logic Block Architecture Manual (AM005). Advanced Micro Devices, Inc. 2023.
Elias Ahmed and Jonathan Rose. “The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density”. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12.3 (2004), pp. 288–298.
Vaughn Betz, Jonathan Rose, and Alexander Marquardt. Architecture and CAD for Deep-Submicron FPGAS. Kluwer Academic Publishers, 1999.
Stephen D Brown, Robert J Francis, Jonathan Rose, and Zvonko G Vranesic. Field-Programmable Gate Arrays. Kluwer Academic Publishers, 2014.
Martin Hardieck, M Kumm, Konrad Möller, and Peter Zipf. “Reconfigurable Convolutional Kernels for Neural Networks on FPGAs”. In: International Symposium on Field Programmable Gate Arrays (FPGA). ACM, 2019, pp. 43–52.
Intel Stratix 10 Logic Array Blocks and Adaptive Logic Modules User Guide. Intel Corporation. 2017.
Martin Langhammer and Bogdan Pasca. “Floating-Point DSP Block Architecture for FPGAs”. In: International Symposium on Field Programmable Gate Arrays (FPGA). ACM Press, 2015, pp. 117–125.
Konrad Möller. “Run-time Reconfigurable Constant Multiplication on Field Programmable Gate Arrays”. PhD thesis. Kassel University Press, 2017.
Virtex-5 FPGA User Guide (UG190). Xilinx. 2007.
Virtex-4 FPGA User Guide (UG070). Xilinx. 2008.
Spartan-6 FPGA Configurable Logic Block User Guide (UG384). Xilinx. 2010.
Virtex-6 FPGA Configurable Logic Block User Guide (UG364). Xilinx Inc. 2012.
7 Series FPGAs Configurable Logic Block Users Guide (UG474). Xilinx. 2012.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2024 Springer Nature Switzerland AG
About this chapter
Cite this chapter
de Dinechin, F., Kumm, M. (2024). Field Programmable Gate Arrays. In: Application-Specific Arithmetic. Springer, Cham. https://doi.org/10.1007/978-3-031-42808-1_4
Download citation
DOI: https://doi.org/10.1007/978-3-031-42808-1_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-42807-4
Online ISBN: 978-3-031-42808-1
eBook Packages: EngineeringEngineering (R0)