Abstract
The evaluation of logic locking security is a multifaceted undertaking that necessitates the application of experimental methods by researchers. These methods involve employing specific inputs tailored to different attack scenarios and assessing the security of the encryption logic by analyzing the level of difficulty encountered by the attacks. In this chapter, we will delve into an elaborate exploration of the distinct methodologies employed for evaluating logic locking security. The chapter will provide a top-view introduction to these specific evaluation methods, shedding light on their strengths, limitations, and real-world applicability. By delving into the experimental techniques, researchers gain insights into the vulnerabilities, strengths, and potential weaknesses of logic locking schemes. This knowledge enables the identification and analysis of attack vectors, thereby facilitating the development of robust countermeasures and enhanced security mechanisms.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
It is worth noting that the theory behind the availability of netlist and oracle have been previously discussed in Chap. 5. Here, we assume that the locked netlist is available through physical reverse engineering and the oracle is purchased from the open market.
References
Subramanyan, P., Ray, S., & Malik, S. (2015). Evaluating the security of logic encryption algorithms. In 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) (pp. 137–143). IEEE.
Shamsi, K. (2021). Netlist Encryption and Obfuscation Suite. https://bitbucket.org/kavehshm/neos/src/master/.
Guo, R., Rahman, M. S., Kamali, H. M., Rahman, F., Farahmandi, F., & Tehranipoor, M. (2023). EvoLUTe: evaluation of look-up-table-based fine-grained IP redaction. In Design, Automation and Test in Europe (DATE) (pp. 1–6).
Kamali, H. M., Azar, K. Z., Farahmandi, F., & Tehranipoor, M. (2022). Advances in logic locking: Past, present, and prospects. In Cryptology. ePrint Archive.
Brayton, R., & Mishchenko, A. (2010). ABC: An academic industrial-strength verification tool. In Computer Aided Verification: 22nd International Conference, CAV 2010, Edinburgh, UK, July 15–19, 2010. Proceedings 22 (pp. 24–40). Springer.
Roshanisefat, S., Kamali, H. M., Homayoun, H., & Sasan, A. (2021). RANE: An open-source formal de-obfuscation attack for reverse engineering of logic encrypted circuits. In Proceedings of the 2021 on Great Lakes Symposium on VLSI (pp. 221–228).
Azar, K. Z., Kamali, H. M., Homayoun, H., & Sasan, A. (2019). SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks. IACR Transactions on Cryptographic Hardware and Embedded Systems, 97–122.
Takamaeda-Yamazaki, S. (2015). Pyverilog: A python-based hardware design processing toolkit for verilog hdl. In Applied Reconfigurable Computing: 11th International Symposium, ARC 2015, Bochum, Germany, April 13–17, 2015, Proceedings 11 (pp. 451–460). Springer.
Amir, S., Shakya, B., Xu, X., Jin, Y., Bhunia, S., Tehranipoor, M., & Forte, D. (2018). Development and evaluation of hardware obfuscation benchmarks. Journal of Hardware and Systems Security, 2, 142–161.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2024 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this chapter
Cite this chapter
Zamiri Azar, K., Mardani Kamali, H., Farahmandi, F., Tehranipoor, M. (2024). Security Evaluation of a Locked IP: A Step-by-Step Guide. In: Understanding Logic Locking. Springer, Cham. https://doi.org/10.1007/978-3-031-37989-5_14
Download citation
DOI: https://doi.org/10.1007/978-3-031-37989-5_14
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-37988-8
Online ISBN: 978-3-031-37989-5
eBook Packages: EngineeringEngineering (R0)