Abstract
To effectively use high-level synthesis, which automatically converts software to hardware, it is necessary to create software programs considering hardware configuration. This paper attempts to automatically generate high-performance and power-saving hardware from software for pencil drawing style image conversion. The former process of the pencil drawing style image conversion reads the input image for each window and generates a lot of middle images. Automatic generation of better hardware requires an optimization of those memory accesses. The proposed method optimizing memory accesses achieves a performance improvement of about 65 times over the base hardware. As a result, the proposed method improved performance by about 1.4 times and 50 times compared to the software execution on a PC and an embedded CPU respectively.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Kumar, M.P.P., Poornima, B., Nagendraswamy, H.S., Manjunath, C.: A comprehensive survey on non-photorealistic rendering and benchmark developments for image abstraction and stylization. Iran J. Comput. Sci. 2(3), 131–165 (2019). https://doi.org/10.1007/s42044-019-00034-1
Lu, C., Xu, L., Jia, J.: Combining sketch and tone for pencil drawing production. In: Proceedings of International Symposium on Non-Photorealistic Animation and Rendering 2012, pp. 65–73 (2012)
Nane, R., Sima, V.-M., Olivier, B., Meeuws, R., Yankova, Y., Bertels, K.: DWARV 2.0: a CoSy-based C-to-VHDL hardware compiler. In: FPL, pp. 619–622 (2012)
Ferrandi, F., et al.: Invited: Bambu: an open-source research framework for the high-level synthesis of complex applications. In: 2021 58th ACM/IEEE Design Automation Conference (DAC), pp. 1327–1330 (2021)
Özkan, M.A., et al.: AnyHLS: high-level synthesis with partial evaluation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(11), 3202–3214 (2020)
Petrou Mousouliotis, P.G., Petrou, L.P.: CNN-grinder: from algorithmic to high-level synthesis descriptions of CNNs for low-end-low-cost FPGA SoCs. Microprocess. Microsyst. 73 (2020). https://doi.org/10.1016/j.micpro.2020.102990
Younes, H., Ibrahim, A., Rizk, M., Valle, M.: Algorithmic-level approximate tensorial SVM using high-level synthesis on FPGA. Electronics 10(2), 205 (2021). https://doi.org/10.3390/electronics10020205
Sjövall, P., Lemmetti, A., Vanne, J., Lahti, S., Hämäläinen, T.D.: High-level synthesis implementation of an embedded real-time HEVC intra encoder on FPGA for media applications. ACM Trans. Des. Autom. Electron. Syst. 27(4), Article No. 35, 1–34 (2022). https://doi.org/10.1145/3491215
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2023 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Tani, H., Yamawaki, A. (2023). Memory Access Optimization for Former Process of Pencil Drawing Style Image Conversion in High-Level Synthesis. In: Takizawa, H., Shen, H., Hanawa, T., Hyuk Park, J., Tian, H., Egawa, R. (eds) Parallel and Distributed Computing, Applications and Technologies. PDCAT 2022. Lecture Notes in Computer Science, vol 13798. Springer, Cham. https://doi.org/10.1007/978-3-031-29927-8_5
Download citation
DOI: https://doi.org/10.1007/978-3-031-29927-8_5
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-29926-1
Online ISBN: 978-3-031-29927-8
eBook Packages: Computer ScienceComputer Science (R0)