Abstract
Nowadays the toolchain for innovating wireless systems technology has a high growth rate with the inclusion of prototyping radio systems. The trend is to migrate toward Software Defined Radio (SDR) devices due to low complexity design, implementation, and speed of data transmission of radio resources. In this context, we highlight Discrete Loop Filter design features for time synchronization Phase Locked Loops (PLL) based on coefficient calculation. The digital filter Type 2 is adapted to the PLL scheme to improve the Time to Achieve Lock and reduce the steady-state error. In addition, we evaluate the filter design into PLL scheme with an RTL-SDR device to demonstrate the performance noise in the receive signal; consequently, this is adapted to other high-performance FPGA technologies for radio signal processing.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Goldsmith, J., Ramsay, C., Northcote, D., Barlee, K.W., Crockett, L.H., Stewart, R.W.: Control and visualisation of a software defined radio system on the Xilinx RFSoC platform using the PYNQ framework. IEEE Access 8, 129012–129031 (2020). https://doi.org/10.1109/ACCESS.2020.3008954
Ahmadi, S.: Toward 5G Xilinx Solutions and Enablers for Next-Generation Wireless Systems 5G Vision, vol. 476, pp. 1–32 (2016)
Moustafa, A.S., Omran, H., Sharaf, K.: Automatic all-digital phase-locked loop system design and optimization tool. In: Proceedings of the ICCES 2020 - 2020 15th International Conference on Computer Engineering and Systems (2020). https://doi.org/10.1109/ICCES51560.2020.9334613
Donno, A., Amico, S.D., Nonis, R., Thurner, P.: Low noise active loop filter for radar PLL applications. In: 2018 International Conference on IC Design and Technology, pp. 77–80 (2018)
Safwat, S., Lotfy, A., Ghoneima, M., Ismail, Y.: A 5–10 GHz low power bang-bang all digital PLL based on programmable digital loop filter. In: ISCAS 2012 - 2012 IEEE International Symposium on Circuits and Systems, pp. 1371–1374 (2012). https://doi.org/10.1109/ISCAS.2012.6271498
Huang, M.L., Hung, C.C.: Full-custom all-digital phase locked loop for clock generation. In: 2015 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2015, pp. 0–3 (2015). https://doi.org/10.1109/VLSI-DAT.2015.7114567
Mathworks, C., Drive, A.H.: Communications ToolboxTM Support Package for RTL-SDR Radio User’s Guide (2021)
Gener, A., Valverde, J., Otero, J., Harris, P.: A fast prototyping workflow for reconfigurable SDR applications, vol. 3, pp. 1–9 (2019)
Andrich, C., Bauer, J., Grose, P., Ihlow, A., Del Galdo, G.: A fast and stable time locked loop for network time synchronization with parallel FLL and PLL. In: IEEE International Symposium on Precision Clock Synchronization for Measurement, Control, and Communication, ISPCS, vol. 2018-September, pp. 1–4 (2018). https://doi.org/10.1109/ISPCS.2018.8543066
Smith, J.P., et al.: A high-throughput oversampled polyphase filter bank using Vivado HLS and PYNQ on a RFSoC. IEEE Open J. Circuits Syst. 2(October 2020), 241–252 (2021). https://doi.org/10.1109/ojcas.2020.3041208
Saber, M., Aroussi, H.K., El Rharras, A., Saadane, R.: Raspberry Pi and RTL-SDR for spectrum sensing based on FM real signals. In: International Conference on Multimedia Computing and Systems - Proceedings, vol. 2018-May, pp. 1–6 (2018). https://doi.org/10.1109/ICMCS.2018.8525867
Costamilan, E., Löw, A.M., de Freitas Awruch, M.D., Amico, S.C., Gomes, H.M.: Experimental damping ratio evaluation using Hilbert transform in filament-wound composite plates. Polym. Polym. Compos. 29(9_suppl), S1578–S1587 (2021). https://doi.org/10.1177/09673911211002063
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2023 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Ortega, A., Inga, J., Lamadrid, D. (2023). Discrete Loop Filter for Time-Synchronization: An Approach from Design to Real Implementation with RTL-SDR Systems. In: Robles-Bykbaev, V., Mula, J., Reynoso-Meza, G. (eds) Intelligent Technologies: Design and Applications for Society. CITIS 2022. Lecture Notes in Networks and Systems, vol 607. Springer, Cham. https://doi.org/10.1007/978-3-031-24327-1_16
Download citation
DOI: https://doi.org/10.1007/978-3-031-24327-1_16
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-24326-4
Online ISBN: 978-3-031-24327-1
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)