Abstract
PLL is the heart of practically all electronic components and or modules where different clock frequencies are required to synchronize the data transmitting and receiving to and from externals, respectively. The input clock to the PLL is much lower than the DSP maximum clock frequency. PLL is typically used as a frequency synthesizer to generate the clock for the DSP core. For example, the input clock to the 1.2 GHz DSP [1] is 66 MHz.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Texas Instruments Inc., SM320C6455-EP Fixed-Point Digital Signal Processor. SPRS462B (2008), http://focus.ti.com/lit/ds/symlink/sm320c6455-ep.pdf
Cypress Semiconductor Corporation, Jitter in PLL-Based Systems: Causes, Effects and Solutions (1997)
Wavecrest, Examining Clock Signals and Measuring Jitter with the WAVECREST SIA-300. Application Note No. 142 (2002)
Agilent Technologies, Jitter Generation and Jitter Measurements with the Agilent 81134A Pulse Pattern Generator & 54855A Infiniium Oscilloscope (2003)
J. Lin, B. Haroun, T. Foo, J. Wang, B. Helmick, T. Mayhugh, C. Barr, J. Kirkpatrick, A PVT Tolerant 0.18MHz to 600MHz Self-Calibrated Digital PLL in 90nm CMOS Process, in ISSCC (2004)
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2023 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this chapter
Cite this chapter
Tran, T.T. (2023). Phase-Locked Loop (PLL). In: High-Speed System and Analog Input/Output Design . Springer, Cham. https://doi.org/10.1007/978-3-031-04954-5_11
Download citation
DOI: https://doi.org/10.1007/978-3-031-04954-5_11
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-04953-8
Online ISBN: 978-3-031-04954-5
eBook Packages: EngineeringEngineering (R0)