Abstract
This book represents a snapshot of the field as of January 2009. Fault-tolerant computer architecture is a vibrant field that has been reinvigorated in the past 10 years or so by forecasts of increasing fault rates, and we expect this field to evolve quite a bit in the upcoming years as the current reliability challenges become more acute and new challenges arise. The general concepts described in this book will not become obsolete, but we expect (and hope!) that many new ideas and implementations will be developed to address current and emerging challenges. In the four main chapters of this book, we have identified some of the open problems to be solved, and we anticipate that those problems, as well as problems that have not even arisen yet, will be tackled.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
6.3 References
S. Lu, J. Tucek, F. Qin, and Y. Zhou. AVIO: Detecting Atomicity Violations via Access Interleaving Invariants. In Proceedings of the Twelfth International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2006.
S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and T. Austin. A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 2003. doi:https://doi.org/10.1109/MICRO.2003.1253181
N. Nakka, Z. Kalbarczyk, R. Iyer, and J. Xu. An Architectural Framework for Providing Reliability and Security Support. In Proceedings of the International Conference on Dependable Systems and Networks, June 2004. doi:https://doi.org/10.1109/DSN.2004.1311929
K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature- aware Microarchitecture. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pp. 2–13, June 2003. doi:https://doi.org/10.1145/859619.859620, doi:https://doi.org/10.1145/859618.859620
I. Wagner and V. Bertacco. Engineering Trust with Semantic Guardians. In Proceedings of the Design, Automation and Test in Europe Conference, Apr. 2007.
E. Witchell, J. Cates, and K. Asanovic. Mondrian Memory Protection. In Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 304–316, Oct. 2002. doi:https://doi.org/10.1145/605397.605429
P. Zhou, W. Liu, L. Fei, S. Lu, F. Qin, Y. Zhou, S. Midkiff, and J. Torrellas. AccMon: Automatically Detecting Memory-Related Bugs via Program Counter-based Invariants. In Proceedings of the 37th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 269–280, Dec. 2004.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Sorin, D. (2009). The Future. In: Fault Tolerant Computer Architecture. Synthesis Lectures on Computer Architecture. Springer, Cham. https://doi.org/10.1007/978-3-031-01723-0_6
Download citation
DOI: https://doi.org/10.1007/978-3-031-01723-0_6
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-00595-4
Online ISBN: 978-3-031-01723-0
eBook Packages: Synthesis Collection of Technology (R0)eBColl Synthesis Collection 2