Skip to main content
  • 1279 Accesses

Abstract

Partitioning divides the circuit into several subcircuits (partitions or blocks) while minimizing the number of connections between partitions. Such partitioning enables each subcircuit to be processed with some degree of independence and parallelism, in stages that follow. Netlist partitioning (Sects. 2.12.4) can handle large netlists and can redefine a physical hierarchy of an electronic system, ranging from boards to chips, and from chips to blocks. Traditional netlist partitioning can be extended to multilevel partitioning (Sect. 2.5), which can be used to handle large-scale circuits and systems.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 16.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 99.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Notes

  1. 1.

    The empirical observation known as Rent’s rule suggests a power-law relationship between the number of cells nG and the number of external connections nP = t⋅ nGr, for any subcircuit of a “well-designed” system. Here, t is the number of pins per cell and r, referred to as the Rent’s exponent or the Rent parameter, is a constant < 1. In particular, Rent’s rule quantifies the prevalence of short wires in ICs, which is consistent with a hierarchical organization.

  2. 2.

    For convenience, hyperedges may be referred to as edges. However, graph edges are formally defined as node pairs.

References

  1. A. E. Caldwell, A. B. Kahng and I. L. Markov, “Design and Implementation of Move-Based Heuristics for VLSI Hypergraph Partitioning”, J. Experimental Algorithmics 5 (2000), pp. 1-21. https://doi.org/10.1145/351827.384247

    Article  MATH  Google Scholar 

  2. T. Cormen, C. Leiserson, R. Rivest and C. Stein, Introduction to Algorithms, 3rd Edition, MIT Press, 2009. ISBN 978-0262033848

    Google Scholar 

  3. S. Dutt, “New Faster Kernighan-Lin-Type Graph-Partitioning Algorithms”, Proc. Int. Conf. on CAD, 1993, pp. 370-377. https://doi.org/10.1109/ICCAD.1993.580083

  4. C. M. Fiduccia and R. M. Mattheyses, “A Linear-Time Heuristic for Improving Network Partitions”, Proc. Design Autom. Conf., 1982, pp. 175-181. https://doi.org/10.1109/DAC.1982.1585498

  5. T. F. Gonzalez, ed., Handbook of Approximation Algorithms and Metaheuristics, 2nd Edition, Chapman and Hall/CRC Press, 2018. ISBN 978-1498770118

    Google Scholar 

  6. G. Karypis, R. Aggarwal, V. Kumar and S. Shekhar, “Multilevel Hypergraph Partitioning: Application in VLSI Domain”, Proc. Design Autom. Conf., 1997, pp. 526-529. https://doi.org/10.1109/DAC.1997.597203

  7. B. W. Kernighan and S. Lin, “An Efficient Heuristic Procedure for Partitioning Graphs”, Bell Sys. Tech. J. 49(2) (1970), pp. 291-307. https://doi.org/10.1002/j.1538-7305.1970.tb01770.x

    Article  MATH  Google Scholar 

  8. B. Krishnamurthy, “An Improved Min-Cut Algorithm for Partitioning VLSI Networks”, IEEE Trans. on Computers 33(5) (1984), pp. 438-446. https://doi.org/10.1109/TC.1984.1676460

    Article  MATH  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Exercises

Exercises

Exercise 1: KL Algorithm

The graph to the right (nodes af) can be optimally partitioned using the Kernighan–Lin algorithm. Perform the first pass of the algorithm. The dotted line represents the initial partitioning. Assume that all nodes have the same area and all edges have the same weight.

Note: Clearly describe each step of the algorithm. Also, show the resulting partitioning (after one pass) in graphical form.

Exercise 2: Critical Nets and Gain During the FM Algorithm

  1. (a)

    For cells ai, determine the critical nets connected to these cells and which critical nets remain after partitioning. For the first iteration of the FM algorithm, determine which cells would need to have their gains updated due to a move. Hint: It may be helpful to prepare a table with one row per move that records (1) the cell moved, (2) critical nets before the move, (3) critical nets after the move, and (4) which cells require a gain update.

figure j
  1. (b)

    Determine Δg(c) for each cell cV.

Exercise 3: FM Algorithm

Perform Pass 2 of the FM algorithm example given in Sect. 2.4.3. Clearly describe each step. Show the result of each iteration in both numerical and graphical forms.

Exercise 4: Multilevel FM Partitioning

List and explain the advantages that a multilevel framework offers compared to the FM algorithm alone.

Exercise 5: Clustering

Consider a partitioned netlist. Clustering algorithms covered in this chapter do not take a given partitioning into account. Explain how these algorithms can be modified such that each new cluster is consistent with one of the initial partitions.

Rights and permissions

Reprints and permissions

Copyright information

© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Kahng, A.B., Lienig, J., Markov, I.L., Hu, J. (2022). Netlist and System Partitioning. In: VLSI Physical Design: From Graph Partitioning to Timing Closure. Springer, Cham. https://doi.org/10.1007/978-3-030-96415-3_2

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-96415-3_2

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-96414-6

  • Online ISBN: 978-3-030-96415-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics