Skip to main content

Abstract

In this chapter, ultra-low voltage and ultra-low power circuits used to implement active-RC filters and programmable gain amplifiers are analyzed and presented. To reach the ULP operation, the circuits presented use single-stage operational transconductance amplifiers (OTAs) in order to avoid the dissipated power in the phase margin compensation of the multiple stages OTA. To compensate the effects of the reduced voltage gain and resistive loading, a negative input transconductor is used at the closed-loop OTA inputs. The ULV operation is obtained by using only two-stacked transistors in all the circuit implementation. Due to this, modern circuit topologies are presented to the OTA and negative transconductance implementation is applied in order to operate correctly in ULV and, at the same time, to be robust under PVT variations. The following sections first describe the single-stage OTA compensation employing an input connected negative tranconductor and, in the sequence, all the presented circuit implementations and its characteristics are shown.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
EUR 32.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 79.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 99.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 99.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. R.J. Baker, CMOS: Circuit Design, Layout, and Simulation, 3rd edn. (Wiley, Hoboken, NJ, 2011). https://doi.org/10.1002/9780470891179

  2. N. Boutin, Active compensation of op-amp inverting amplifier using NIC. Electron. Lett. 17(25), 978–979 (1981). https://doi.org/10.1049/el:19810682

  3. S. Chatterjee, Y. Tsividis, P. Kinget, 0.5-V analog circuit techniques and their application in OTA and filter design. IEEE J. Solid-State Circ. 40(12), 2373–2387 (2005). https://doi.org/10.1109/JSSC.2005.856280

  4. S. Chatterjee, K.P. Pun, N. Stanić, Y. Tsividis, P. Kinget, Analog Circuit Design Techniques at 0.5 V (Springer, New York, 2007)

    Google Scholar 

  5. L. Compassi-Severo, W. Van Noije, A 0.4-V 10.9-μW/Pole third-order complex BPF for low energy RF receivers. IEEE Trans. Circ. Syst. I: Regul. Pap. 66(6), 2017–2026 (2019). ISSN:15580806. https://doi.org/10.1109/TCSI.2019.2906206

  6. R. Harjani, R.K. Palani, Design of PVT tolerant inverter based circuits for low supply voltages, in Proceedings of the Custom Integrated Circuits Conference, vol. 1(3) (2015). https://doi.org/10.1109/CICC.2015.7338424.

  7. A. Ismail, I. Mostafa, A process-tolerant, low-voltage, inverter-based OTA for continuous-time ΔΣ ADC. IEEE Trans. Very Large Scale Integr. Syst. 24(9), 2911–2917 (2016)

    Google Scholar 

  8. P. Kinget, S. Chatterjee, Y. Tsividis, Ultra-low voltage analog design techniques for nanoscale CMOS technologies, in 2005 IEEE Conference on Electron Devices and Solid-State Circuits, Hong Kong, 2005 (IEEE, New York, 2005), pp. 9–14. https://doi.org/10.1109/EDSSC.2005.1635192

  9. B. Razavi, Design of Analog CMOS Integrated Circuits, vol. 6 (McGraw-Hill, New York, 2001) https://doi.org/10.1111/j.1151-2916.1994.tb07040.x.

  10. B. Razavi, RF Microelectronics, vol. 53, 2nd edn. (Prentice Hall, New York, 2012). https://doi.org/10.1017/CBO9781107415324.004

  11. A.S. Sedra, K.C. Smith, Microeletrônica (Pearson, São Paulo, 2007)

    Google Scholar 

  12. L. Severo, W. Van Noije, 0.36 V PGA combining single-stage OTA and input negative transconductor for low energy RF receivers. Electron. Lett. 54(5), 319–320 (2018). https://doi.org/10.1049/el.2017.4464

  13. S. Zeller, C. Muenker, R. Weigel, T. Ussmueller, S. Member, A 0.039 mm2 inverter-based 1.82 mW 68.6 dB-SNDR 10 MHz-BW CT-SD ADC in 65 nm CMOS using power- and area-efficient design techniques. IEEE J. Solid-State Circ. 49(7), 1548–1560 (2014)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Severo, L.C., Van Noije, W.M.A. (2022). Single Stage OTA and Negative Transconductance Compensation. In: Ultra-low Voltage Low Power Active-RC Filters and Amplifiers for Low Energy RF Receivers . Springer, Cham. https://doi.org/10.1007/978-3-030-90103-5_3

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-90103-5_3

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-90102-8

  • Online ISBN: 978-3-030-90103-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics