Abstract
Since wearable devices, sensor devices, or implanted devices are powered by batteries, they need to maintain long working time, especially implantable devices, because the battery needs to be replaced by surgery. This chapter introduces how to implement low-power, low-voltage VLSI circuit design.
In addition to realizing more transistors in the same area to comply with Moore’s Law, advances in semiconductor technology have also brought many benefits, such as smaller areas, faster speed, more functions, and lower power consumption. From the perspective of technological evolution, there are many compromises in consideration of transistor characteristics. To produce good transistor characteristics, designers must weigh these transistor characteristics to achieve the best design performance or operating point. However, these advanced process nodes have also brought some problems, such as various leakage currents, and battery-powered devices cannot tolerate the waste of electricity. Therefore, we will discuss how to achieve low voltage and low power consumption in digital circuit design, including possible solutions and recommendations, and the trade-offs of reducing dynamic power, static power, and leakage current. Next, we will present the problems faced by low-voltage analog circuit design, and then discuss traditional design methods and gm/ID design methods. Finally, we will discuss some considerations for the design and implementation of nano-analog circuits.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Pinckney, N., Blaauw, D., & Sylvester, D. (2015). Low-power near-threshold design: Techniques to improve energy efficiency energy-efficient near-threshold design has been proposed to increase energy efficiency across a wid. IEEE Solid-State Circuits Magazine, 7(2), 49–57.
Dennard, R. H., et al. (1974). Design of ion-implanted MOSFET’s with very small physical dimensions. IEEE Journal of Solid-State Circuits, 9(5), 256–268.
Akbar, M. S. (2005). Process development, characterization, transient relaxation, and reliability study of HfO2 and HfSi(x) O(y) gate oxide for 45nm technology and beyond. Doctoral dissertation.
Takahashi, M., et al. (1998). A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme. IEEE Journal of Solid-State Circuits, 33(11), 1772–1780.
Chandrakasan, A. P., Sheng, S., & Brodersen, R. W. (1992). Low-power CMOS digital design. IEICE Transactions on Electronics, 75(4), 371–382.
Zhang, K., et al. (2005). SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction. IEEE Journal of Solid-State Circuits, 40(4), 895–901.
Rusu, S., et al. (2005, June 30). Cache leakage shut-off mechanism. US Pat US20070005999A1.
Henzler, S., et al. (2005). Sleep transistor circuits for fine-grained power switch-off with short power-down times. In ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, pp. 302–600.
Mistry, K., et al. (2007). A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging. In IEDM 2007, pp. 247–250.
Krishnamurthy, R., et al. (2005). High-performance and low-voltage challenges for sub-45nm microprocessor circuits. In International conference on ASIC (ASICON), 2005, pp. 283–286.
Mukhopadhyay, S., & Roy, K. (2003). Accurate modeling of transistor stacks to effectively reduce total standby leakage in nano-scale CMOS circuits. In VLSI Symposium 2003, pp. 53–56.
Rusu, S., et al. (2006). A dual-core multi-threaded Xeon processor with 16MB L3 cache. In 2006 IEEE International Solid State Circuits Conference-Digest of Technical Papers, pp. 315–324.
Keshavarzi, A., et al. (2001). Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs. In Proceedings of the 2001 international symposium on Low power electronics and design, August 2001, pp. 207–212.
Pinckney, N., et al. (2012). Assessing the performance limits of parallelized near-threshold computing. In Proceedings of the 49th Annual Design Automation Conference, pp. 1147–1152.
Vittoz, E. A., & Tsividis, Y. P. (2002). Trade-offs in analog circuit design. Springer.
Pandit, S., Mandal, C., & Patra, A. (2018). Nano-scale CMOS analog circuits: Models and CAD techniques for high-level design. CRC Press.
Jespers, P. G. A., & Murmann, B. (2017). Systematic design of analog CMOS circuits. Cambridge University Press.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this chapter
Cite this chapter
Hung, CC., Wang, SH. (2022). Low-Power and Low-Voltage VLSI Circuit Design Techniques for Biomedical Applications. In: Ultra-Low-Voltage Frequency Synthesizer and Successive-Approximation Analog-to-Digital Converter for Biomedical Applications. Analog Circuits and Signal Processing. Springer, Cham. https://doi.org/10.1007/978-3-030-88845-9_2
Download citation
DOI: https://doi.org/10.1007/978-3-030-88845-9_2
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-88844-2
Online ISBN: 978-3-030-88845-9
eBook Packages: EngineeringEngineering (R0)