Abstract
Multicore CPUs integrate a number of processor cores on a single chip to support parallel execution of computational tasks. These CPUs improve the performance over single-core processors for independent parallel tasks nearly linearly as long as the memory bandwidth is sufficient. Speedup is, however, difficult to find when dense intercommunication between the cores is required. This forces programmers to use more complex and error-prone programming techniques instead of straight-forward parallel processing patterns. To solve these problems, we have introduced the Thick Control Flow (TCF) Processor Architecture (TPA). TCF is an abstraction of parallel computation that combines self-similar threads into computational entities. While there are already a number of performance studies for TPA, it is not known how well TPA performs against commercial multicores. In this paper, we compare the performance and programmability of TPA and Intel Skylake multicore CPUs with kernel programs. Code examples and qualitative observations on the included programming approaches are given.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
International Technology Roadmap for Semiconductors (ITRS), year 2003 edition, Semiconductor Industry Association (SIA), http://www.itrs.net
Research at intel from a few cores to many: A Tera-scale computing research overview, white paper, Intel (2006)
J. Jaja, Introduction to Parallel Algorithms (Addison-Wesley, Reading, 1992)
M. Forsell, Accelerating general purpose parallel computing with the TPA architecture, ScalPerf’18, September 23–28, 2018, Bertinoro, Italy
V. Leppänen, M. Forsell, J-M. Mäkelä, Thick control flows: Introduction and prospects, Proc. PDPTA’11, July 18–21, 2011, Las Vegas, USA, 540–546
M. Forsell, J. Roivainen, V. Leppänen, Outline of a thick control flow architecture, Proc. MPP’16/SBAC-PAD’16, October 26–28, 2016, Marina del Rey Marriott, Los Angeles, USA
REPLICA multiprocessor framework, white paper, VTT (2020)
M. Forsell, J. Roivainen, V. Leppänen, J. Träff, Implementation of multioperations in thick control flow processors, Proc. APDCM’18, May 21–25, 2018, Vancouver, Canada
M. Forsell, Flexible fibering scheme for thick control flow processors, Proc. PDPTA’18, July 30–August 2, 2018, Las Vegas, USA, 16–20
M. Forsell, J. Roivainen, V. Leppänen, J. Träff, Supporting concurrent memory access in TCF processor architectures. Microprocess. Microsyst. 63, 226–236 (2018)
A. Ranade, How to emulate shared memory. J. Computer Sys. Sci. 42, 307–326 (1991)
J. Keller, C. Keßler, J. Träff, Practical PRAM programming (Wiley, New York, 2001)
M. Forsell, A scalable high-performance computing solution for network on chips, IEEE Micro 22, 5 (September–October 2002), 46–55
U. Vishkin, Using simple abstraction to reinvent computing for parallelism. Commun. ACM 54(1), 75–85 (2011)
Skylake (client) - Microarchitectures - Intel, https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client). Accessed 21 Mar 2020
Skylake (server) - Microarchitectures - Intel, https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server). Accessed 21 Mar 2020
S. Fortune, J. Wyllie, Parallelism in random access machines, proc. STOC’78, San Diego, California, USA — May 1–3, 1978, 114–118
B. Lewis, D. Berg, PThreads primer: A guide to multithreaded programming, Sunsoft Press (1996)
M. Forsell, J. Roivainen, V. Leppänen, The REPLICA on-chip network, NORCAS’16, November 1–2, 2016, Copenhagen, Denmark
Acknowledgment
This work was funded by VTT and the grant 319759 of Academy of Finland.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 Springer Nature Switzerland AG
About this paper
Cite this paper
Forsell, M., Nikula, S., Roivainen, J. (2021). Preliminary Performance and Programmability Comparison of the Thick Control Flow Architecture and Current Multicore CPUs. In: Arabnia, H.R., et al. Advances in Parallel & Distributed Processing, and Applications. Transactions on Computational Science and Computational Intelligence. Springer, Cham. https://doi.org/10.1007/978-3-030-69984-0_36
Download citation
DOI: https://doi.org/10.1007/978-3-030-69984-0_36
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-69983-3
Online ISBN: 978-3-030-69984-0
eBook Packages: Computer ScienceComputer Science (R0)