Skip to main content
SpringerLink
Log in

Lightweight Anonymous Routing for On-chip Interconnects

  • Chapter
  • First Online:
Network-on-Chip Security and Privacy

  • 647 Accesses

Abstract

Advances in manufacturing technologies have enabled System-on-Chip (SoC) designers to integrate an increasing number of cores on a single SoC. Increasing SoC complexity, coupled with tight time-to-market deadlines, has led to increased utilization of Intellectual Property (IP) cores from third-party vendors. SoC supply chain is widely acknowledged as a major source of security vulnerabilities. Potentially malicious third-party IPs integrated on the same Network-on-Chip (NoC) with the trusted components can lead to security and trust concerns. While secure communication is a well-studied problem in the computer networks domain, it is not feasible to implement those solutions on resource-constrained SoCs. This chapter explores anonymous routing protocols and encryption schemes for communication between IP cores in NoC-based SoCs. The methods explored in this chapter eliminate the major overhead associated with traditional encryption and anonymous routing protocols. A novel encryption and anonymous routing protocol are presented, which is based on a secret sharing mechanism. Experimental results demonstrate that the proposed approach can provide the desired security guarantees while incurring minimum performance overhead.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
eBook
USD 16.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 99.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 129.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Notes

  1. 1.

    A nonce is a random number that is used only once during the lifetime of a cryptographic operation.

References

  1. N. Agarwal, T. Krishna, L. Peh, N.K. Jha. Garnet: a detailed on-chip network model inside a full-system simulator, in Proceedings of the 2009 IEEE International Symposium on Performance Analysis of Systems and Software (2009), pp. 33–42

    Google Scholar 

  2. A. Ahmed, F. Farahmandi, Y. Iskander, P. Mishra, Scalable hardware trojan activation by interleaving concrete simulation and symbolic execution, in Proceedings of the 2018 IEEE International Test Conference (ITC) (IEEE, New York, 2018), pp. 1–10

    Google Scholar 

  3. A. Ahmed, F. Farahmandi, P. Mishra, Directed test generation using concolic testing on RTL models, in Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition (DATE) (2018), pp. 1538–1543

    Google Scholar 

  4. A. Ahmed, Y. Huang, P. Mishra, Cache reconfiguration using machine learning for vulnerability-aware energy optimization. ACM Trans. Embed. Comput. Syst. 18(2), 1–24 (2019)

    Article  Google Scholar 

  5. D.M. Ancajas, K. Chakraborty, S. Roy, Fort-NoCs: mitigating the threat of a compromised NoC, in Proceedings of the 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC) (2014), pp. 1–6

    Google Scholar 

  6. S. Babar, A. Stango, N. Prasad, J. Sen, R. Prasad, Proposed embedded security framework for internet of things (IoT), in Proceedings of the 2011 2nd International Conference on Wireless Communication, Vehicular Technology, Information Theory and Aerospace Electronic Systems Technology (Wireless VITAE) (2011), pp. 1–5

    Google Scholar 

  7. N. Binkert, B. Beckmann, G. Black, S.K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D.R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M.D. Hill, D.A. Wood, The gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1–7 (2011)

    Article  Google Scholar 

  8. S. Charles, P. Mishra, Lightweight and trust-aware routing in NoC-based SoCs, in Proceedings of the 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2020), pp. 160–167

    Google Scholar 

  9. S. Charles, P. Mishra, Securing network-on-chip using incremental cryptography, in Proceedings of the 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2020), pp. 168–175

    Google Scholar 

  10. S. Charles, P. Mishra, Reconfigurable network-on-chip security architecture. ACM Trans. Des. Autom. Electron. Syst. 25(6), 1–25 (2020)

    Article  Google Scholar 

  11. S. Charles, H. Hajimiri, P. Mishra, Proactive thermal management using memory-based computing in multicore architectures, in Proceedings of the 2018 Ninth International Green and Sustainable Computing Conference (IGSC) (2018), pp. 1–8

    Google Scholar 

  12. S. Charles, C.A. Patil, U.Y. Ogras, P. Mishra, Exploration of memory and cluster modes in directory-based many-core CMPs, in Proceedings of the 2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS) (2018), pp. 1–8

    Google Scholar 

  13. S. Charles, Y. Lyu, P. Mishra, Real-time detection and localization of dos attacks in NoC based SoCs, in Proceedings of the 2019 Design, Automation Test in Europe Conference Exhibition (DATE) (2019), pp. 1160–1165

    Google Scholar 

  14. S. Charles, A. Ahmed, U.Y. Ogras, P. Mishra, Efficient cache reconfiguration using machine learning in NoC-based many-core CMPs. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 24(6), 1–23 (2019)

    Google Scholar 

  15. S. Charles, M. Logan, P. Mishra, Lightweight Anonymous Routing in NoC based SoCs, in Proceedings of the 2020 Design, Automation and Test in Europe Conference and Exhibition (DATE) (IEEE, New York, 2020)

    Google Scholar 

  16. S. Charles, Y. Lyu, P. Mishra, Real-time detection and localization of distributed dos attacks in NoC based SoCs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(12), 4510–4523 (2020)

    Article  Google Scholar 

  17. M. Chen, X. Qin, H.-M. Koo, P. Mishra, System-level Validation: High-level Modeling and Directed Test Generation Techniques (Springer, Berlin, 2012)

    MATH  Google Scholar 

  18. É. Cota, A. de Morais Amory, M.S. Lubaszewski, NoC basics, in Reliability, Availability and Serviceability of Networks-on-Chip (Springer, Berlin, 2012), pp. 11–24

    Book  MATH  Google Scholar 

  19. A.V. de Mello, L.C. Ost, F.G. Moraes, N.L.V. Calazans, Evaluation of routing algorithms on mesh based NoCs. PUCRS, Av. Ipiranga, 22 (2004)

    Google Scholar 

  20. J. Diguet, S. Evain, R. Vaslin, G. Gogniat, E. Juin, NoC-centric security of reconfigurable SoC, in Proceedings of the First International Symposium on Networks-on-Chip (NOCS’07) (2007), pp. 223–232

    Google Scholar 

  21. F. Farahmandi, P. Mishra, Automated debugging of arithmetic circuits using incremental gröbner basis reduction, in Proceedings of the 2017 IEEE International Conference on Computer Design (ICCD) (IEEE, New York, 2017), pp. 193–200

    Book  Google Scholar 

  22. F. Farahmandi, P. Mishra, FSM anomaly detection using formal analysis, in Proceedings of the 2017 IEEE International Conference on Computer Design (ICCD) (IEEE, New York, 2017), pp. 313–320

    Book  Google Scholar 

  23. F. Farahmandi, P. Mishra, Automated test generation for debugging multiple bugs in arithmetic circuits. IEEE Trans. Comput. 68(2), 182–197 (2018)

    Article  MathSciNet  MATH  Google Scholar 

  24. F. Farahmandi, Y. Huang, P. Mishra, Trojan localization using symbolic algebra, in Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC) (2017), pp. 591–597

    Google Scholar 

  25. F. Farahmandi, Y. Huang, P. Mishra, System-on-Chip Security: Validation and Verification (Springer, Berlin, 2019)

    Google Scholar 

  26. L. Fiorin, G. Palermo, C. Silvano, A Security Monitoring Service for NoCs (Association for Computing Machinery, New York, 2008), pp. 197–202

    Google Scholar 

  27. U. Gupta et al. Dypo: Dynamic pareto-optimal configuration selection for heterogeneous MpSoCs. TECS 16(5s), 1–20 (2017)

    Article  Google Scholar 

  28. Y. Huang, P. Mishra, Vulnerability-aware energy optimization for reconfigurable caches in multitasking systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(5), 809–821 (2019)

    Article  Google Scholar 

  29. Y. Huang, S. Bhunia, P. Mishra, Mers: statistical test generation for side-channel analysis based trojan detection, in Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security (2016), pp. 130–141

    Google Scholar 

  30. Y. Huang, S. Bhunia, P. Mishra, Scalable test generation for trojan detection using side channel analysis. IEEE Trans. Inf. Forensics Secur. 13(11), 2746–2760 (2018)

    Article  Google Scholar 

  31. H.K. Kapoor, G.B. Rao, S. Arshi, G. Trivedi, A security framework for NoC using authenticated encryption and session keys. Circuits Syst. Signal Process. 32(6), 2605–2622 (2013)

    Article  MathSciNet  Google Scholar 

  32. J. Katz, A.J. Menezes, P.C. Van Oorschot, S.A. Vanstone, Handbook of applied cryptography (CRC press, New York, 1996)

    MATH  Google Scholar 

  33. J. Kong, X. Hong, Anodr: Anonymous on demand routing with untraceable routes for mobile ad-hoc networks, in ACM International Symposium on Mobile Ad Hoc Networking and Computing, MobiHoc ’03 (Association for Computing Machinery, New York, 2003), pp. 291–302

    Google Scholar 

  34. B. Lebiednik, S. Abadal, H. Kwon, T. Krishna, Architecting a secure wireless network-on-chip, in Proceedings of the 2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS) (2018), pp. 1–8

    Google Scholar 

  35. W. Liu, M. Yu, AASR: Authenticated anonymous secure routing for MANETs in adversarial environments. IEEE Trans. Veh. Technol. 63(9), 4585–4593 (2014)

    Article  Google Scholar 

  36. S. Lukovic, N. Christianos, Enhancing network-on-chip components to support security of processing elements, in Proceedings of the 5th Workshop on Embedded Systems Security, WESS ’10 (Association for Computing Machinery, New York, 2010)

    Google Scholar 

  37. Y. Lyu, P. Mishra, A survey of side-channel attacks on caches and countermeasures. J. Hardware Syst. Secur. 2(1), 33–50 (2018)

    Article  Google Scholar 

  38. Y. Lyu, P. Mishra, Efficient test generation for trojan detection using side channel analysis, in Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition (DATE) (IEEE, New York, 2019), pp. 408–413

    Google Scholar 

  39. Y. Lyu, P. Mishra, Automated test generation for activation of assertions in RTL models, in Proceedings of the 2020 25th Asia and South Pacific Design Automation Conference (ASPDAC) (IEEE, New York, 2020), pp. 223–228

    Google Scholar 

  40. Y. Lyu, P. Mishra, Automated test generation for trojan detection using delay-based side channel analysis, in Proceedings of the 2020 Design, Automation and Test in Europe Conference and Exhibition (DATE) (2020), pp. 1031–1036

    Google Scholar 

  41. Y. Lyu, P. Mishra, Automated trigger activation by repeated maximal clique sampling, in Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC) (2020), pp. 482–487

    Google Scholar 

  42. Y. Lyu, P. Mishra, Scalable activation of rare triggers in hardware trojans by repeated maximal clique sampling. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2020), p. 1

    Google Scholar 

  43. Y. Lyu, P. Mishra, Scalable concolic testing of RTL models. IEEE Trans. Comput. (2020), p. 1

    Google Scholar 

  44. Y. Lyu, X. Qin, M. Chen, P. Mishra, Directed test generation for validation of cache coherence protocols. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(1), 163–176 (2018)

    Article  Google Scholar 

  45. Y. Lyu, A. Ahmed, P. Mishra, Automated activation of multiple targets in RTL models using concolic testing, in Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition (DATE) (IEEE, New York, 2019), pp. 354–359

    Google Scholar 

  46. P. Mishra, F. Farahmandi, Post-Silicon Validation and Debug (Springer, Berlin, 2019)

    Book  Google Scholar 

  47. P. Mishra, S. Bhunia, M. Tehranipoor, Hardware IP security and Trust (Springer, Berlin, 2017)

    Book  Google Scholar 

  48. E.R. Naru, H. Saini, M. Sharma, A recent review on lightweight cryptography in IoT, in Proceedings of the 2017 International Conference on I-SMAC (IoT in Social, Mobile, Analytics and Cloud) (I-SMAC) (2017), pp. 887–890

    Google Scholar 

  49. Z. Pan, P. Mishra, Automated test generation for hardware trojan detection using reinforcement learning, in Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC) (2021)

    Google Scholar 

  50. Z. Pan, J. Sheldon, P. Mishra, Test generation using reinforcement learning for delay-based side channel analysis, in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD) (2020)

    Google Scholar 

  51. Y. Qin, D. Huang, V. Kandiah, OLAR: on-demand lightweight anonymous routing in MANETs, in Proceedings of the Fourth International Conference Mobile Computing and Ubiquitous Networking (ICMU’08) (Citeseer, New York, 2008), pp. 72–79

    Google Scholar 

  52. V.Y. Raparti, S. Pasricha, Lightweight mitigation of hardware trojan attacks in NoC-based manycore computing, in Proceedings of the 2019 56th ACM/IEEE Design Automation Conference (DAC) (2019), pp. 1–6

    Google Scholar 

  53. S.V. Reddy Chittamuru, I.G. Thakkar, V. Bhat, S. Pasricha, SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures, in Proceedings of the 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC) (2018), pp. 1–6

    Google Scholar 

  54. C. Reinbrecht, A. Susin, L. Bossuet, G. Sigl, J. Sepúlveda, Side channel attack on NoC-based MPSoCs are practical: NoC prime+probe attack, in Proceedings of the 2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI) (2016), pp. 1–6

    Google Scholar 

  55. K. Sajeesh, H.K. Kapoor, An authenticated encryption based security framework for NoC architectures, in Proceedings of the 2011 International Symposium on Electronic System Design (2011), pp. 134–139

    Google Scholar 

  56. J. Sepúlveda, A. Zankl, D. Flórez, G. Sigl, Towards protected MPSoC communication for information protection against a malicious NoC. Procedia Comput. Sci. 108, 1103–1112 (2017). International Conference on Computational Science, ICCS 2017, 12–14 June 2017, Zurich, Switzerland

    Google Scholar 

  57. A. Shamir, How to share a secret. Commun. ACM 22(11), 612–613 (1979)

    Article  MathSciNet  MATH  Google Scholar 

  58. A. Sodani, R. Gramunt, J. Corbal, H. Kim, K. Vinod, S. Chinthamani, S. Hutsell, R. Agarwal, Y. Liu, Knights landing: second-generation Intel Xeon Phi product. IEEE Micro 36(2), 34–46 (2016)

    Article  Google Scholar 

  59. Using TinyCrypt Library, Intel Developer Zone, Intel, 2016. https://software.intel.com/en-us/node/734330 [Online]

  60. W. Wang, P. Mishra, A. Gordon-Ross, Dynamic cache reconfiguration for soft real-time systems. ACM Trans. Embed. Comput. Syst. 11(2), 1–31 (2012)

    Article  Google Scholar 

  61. D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C. Miao, J.F. Brown III, A. Agarwal, On-chip interconnection architecture of the tile processor. IEEE Micro 27(5), 15–31 (2007)

    Article  Google Scholar 

  62. S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, A. Gupta, The splash-2 programs: characterization and methodological considerations, in Proceedings of the 22nd Annual International Symposium on Computer Architecture (1995), pp. 24–36

    Google Scholar 

  63. Y.J. Yoon, N. Concer, M. Petracca, L.P. Carloni, Virtual channels and multiple physical networks: two alternatives to improve NoC performance. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(12), 1906–1919 (2013)

    Article  Google Scholar 

  64. W. Yuan, An anonymous routing protocol with authenticated key establishment in wireless ad hoc networks. Int. J. Distrib. Sens. Netw. 10(1), 212350 (2014)

    Google Scholar 

  65. H. Zhu, P.P. Pande, C. Grecu, Performance evaluation of adaptive routing algorithms for achieving fault tolerance in NoC fabrics, in Proceedings of the 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP) (2007), pp. 42–47

    Google Scholar 

Download references

Acknowledgements

This work was partially supported by the National Science Foundation (NSF) grant SaTC-1936040.

Author information

Authors and Affiliations

  1. University of Moratuwa, Colombo, Sri Lanka

    Subodha Charles

  2. University of Florida, Gainesville, FL, USA

    Prabhat Mishra

Authors
  1. Subodha Charles
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Prabhat Mishra
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Subodha Charles .

Editor information

Editors and Affiliations

  1. University of Florida, Gainesville, FL, USA

    Prabhat Mishra

  2. University of Moratuwa, Colombo, Sri Lanka

    Subodha Charles

Rights and permissions

Reprints and permissions

Copyright information

© 2021 The Author(s), under exclusive license to Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Charles, S., Mishra, P. (2021). Lightweight Anonymous Routing for On-chip Interconnects. In: Mishra, P., Charles, S. (eds) Network-on-Chip Security and Privacy. Springer, Cham. https://doi.org/10.1007/978-3-030-69131-8_6

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-69131-8_6

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-69130-1

  • Online ISBN: 978-3-030-69131-8

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation