Skip to main content

Abstract

There are several strategies to investigate the process variation impact and the soft error susceptibility. This chapter focuses on providing all the details about the methodologies adopted to improve the circuit’s reliability. First, we present the complete design flow of this work, since the choice of circuits for evaluation until obtain process variation and soft error estimations. For process variations, a parameter is modeled as a Gaussian function and inserted in the circuit using the Monte Carlo method through electrical simulations. The soft error weakness is evaluated using the MUSCA SEP3 tool developed by ONERA. This prediction tool is also based on the Monte Carlo method that deals with both the layout characteristics and the electrical properties of devices.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 59.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 79.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Alioto, M., Consoli, E., Palumbo, G.: Variations in nanometer CMOS flip-flops: Part i–impact of process variations on timing. IEEE Trans. Circuits Syst. I: Regular Papers 62(8), 2035–2043 (2015)

    Article  MathSciNet  Google Scholar 

  2. Artola, L., Hubert, G., Alioto, M.: Comparative soft error evaluation of layout cells in FinFET technology. Microelectro. Reliab. 54(9), 2300–2305 (2014). SI: ESREF 2014

    Google Scholar 

  3. Artola, L., Hubert, G., Duzellier, S., Bezerra, F.: Collected charge analysis for a new transient model by TCAD simulation in 90 nm technology. IEEE Trans. Nuclear Sci. 57(4), 1869–1875 (2010). https://doi.org/10.1109/TNS.2010.2053944

    Article  Google Scholar 

  4. Artola, L., Hubert, G., Schrimpf, R.D.: Modeling of radiation-induced single event transients in SOI FinFETs. In: 2013 IEEE International Reliability Physics Symposium (IRPS), pp. SE.1.1–SE.1.6 (2013). https://doi.org/10.1109/IRPS.2013.6532108

  5. Artola, L., Hubert, G., Warren, K.M., Gaillardin, M., Schrimpf, R.D., Reed, R.A., Weller, R.A., Ahlbin, J.R., Paillet, P., Raine, M., Girard, S., Duzellier, S., Massengill, L.W., Bezerra, F.: SEU prediction from set modeling using multi-node collection in bulk transistors and SRAMs down to the 65 nm technology node. IEEE Trans. Nuclear Sci. 58(3), 1338–1346 (2011). https://doi.org/10.1109/TNS.2011.2144622

    Article  Google Scholar 

  6. Chandler, D.L.: How do you know when a new finding is significant? the sigma value can tell you – but watch out for dead fish. (2012). https://news.mit.edu/2012/explained-sigma-0209

  7. Clark, L.T., Vashishtha, V., Shifren, L., Gujja, A., Sinha, S., Cline, B., Ramamurthy, C., Yeric, G.: ASAP7: A 7-nm FinFET predictive process design kit. Microelectron. J. 53, 105–115 (2016)

    Article  Google Scholar 

  8. Hubert, G., Artola, L.: Single-event transient modeling in a 65-nm bulk CMOS technology based on multi-physical approach and electrical simulations. IEEE Trans. Nuclear Sci. 60(6), 4421–4429 (2013)

    Article  Google Scholar 

  9. Hubert, G., Duzellier, S., Inguimbert, C., Boatella-Polo, C., Bezerra, F., Ecoffet, R.: Operational SER calculations on the SAC-C orbit using the multi-scales single event phenomena predictive platform (MUSCA SEP3). IEEE Trans. Nuclear Sci. 56(6), 3032–3042 (2009)

    Article  Google Scholar 

  10. Vashishtha, V., Vangala, M., Clark, L.T.: Asap7 predictive design kit development and cell design technology co-optimization: Invited paper. In: 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 992–998 (2017)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2021 The Author(s), under exclusive license to Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Zimpeck, A., Meinhardt, C., Artola, L., Reis, R. (2021). Evaluation Methodology. In: Mitigating Process Variability and Soft Errors at Circuit-Level for FinFETs. Springer, Cham. https://doi.org/10.1007/978-3-030-68368-9_5

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-68368-9_5

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-68367-2

  • Online ISBN: 978-3-030-68368-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics