Skip to main content

State-of-the-Art TFET Devices

  • Chapter
  • First Online:
TFET Integrated Circuits

Abstract

TFETs are p-i-n gated junctions that operate in reverse regime. Figure 2.1 shows a conceptual TFET structure compared to a CMOS transistor. For an n-type (NTFET), p+ (n+) doping is used for the source (drain) while for a p-type (PTFET) n+ (p+) doping is used for the source (drain), the doping being reversed between the source and the drain as opposed to a MOSFET where drain and source have identical doping.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 49.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 64.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 89.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Costin Anghel, Prathyusha Chilagani, Amara Amara, and Andrei Vladimirescu. Tunnel field effect transistor with increased ON current, low-k spacer and high-k dielectric. Applied Physics Letters, 96(12):122104, 2010.

    Google Scholar 

  2. J Appenzeller, Y-M Lin, J Knoch, and Ph Avouris. Band-to-band tunneling in carbon nanotube field-effect transistors. Physical review letters, 93(19):196805, 2004.

    Google Scholar 

  3. Woo Young Choi, Byung-Gook Park, Jong Duk Lee, and Tsu-Jae King Liu. Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Letters, 28(8):743–745, 2007.

    Google Scholar 

  4. Costin Anghel, Anju Gupta, Amara Amara, Andrei Vladimirescu, et al. 30-nm tunnel FET with improved performance and reduced ambipolar current. IEEE Transactions on Electron Devices, 58(6):1649–1654, 2011.

    Google Scholar 

  5. A Villalon, C Le Royer, P Nguyen, S Barraud, F Glowacki, A Revelant, L Selmi, S Cristoloveanu, L Tosti, C Vizioz, et al. First demonstration of strained SiGe nanowires TFETs with ION beyond 700μA/μm. In VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on, pages 1–2. IEEE, 2014.

    Google Scholar 

  6. Ramanathan Gandhi, Zhixian Chen, Navab Singh, Kaustav Banerjee, and Sungjoo Lee. Vertical Si-Nanowire n-Type Tunneling FETs With Low Subthreshold Swing (leq 50mV/decade) at Room Temperature. IEEE Electron Device Letters, 32(4):437–439, 2011.

    Article  ADS  Google Scholar 

  7. Hraziia, Andrei Vladimirescu, Amara Amara, and Costin Anghel. An analysis on the ambipolar current in Si double-gate tunnel FETs. Solid-State Electronics, 70:67–72, 2012.

    Google Scholar 

  8. Adrian M Ionescu and Heike Riel. Tunnel field-effect transistors as energy-efficient electronic switches. nature, 479(7373):329, 2011.

    Google Scholar 

  9. YM Niquet, C Delerue, G Allan, and M Lannoo. Method for tight-binding parametrization: Application to silicon nanostructures. Physical Review B, 62(8):5109, 2000.

    Google Scholar 

  10. Kathy Boucart and Adrian Mihai Ionescu. Double-Gate Tunnel FET With High-K Gate Dielectric. IEEE Transactions on Electron Devices, 54(7):1725–1733, 2007.

    Google Scholar 

  11. C Sandow, J Knoch, C Urban, Q-T Zhao, and S Mantl. Impact of electrostatics and doping concentration on the performance of silicon tunnel field-effect transistors. Solid-State Electronics, 53(10):1126–1129, 2009.

    Article  ADS  Google Scholar 

  12. Navneet Gupta, Adam Makosiej, Costin Anghel, Amara Amara, and Andrei Vladimirescu. Cmos sensor nodes with sub-picowatt TFET memory. IEEE Sensors Journal, 16(23):8255–8262, 2016.

    Google Scholar 

  13. ASU. Predictive Technology Model, 1999.

    Google Scholar 

  14. Vinay Saripalli, Suman Datta, Vijaykrishnan Narayanan, and Jaydeep P Kulkarni. Variation-tolerant ultra low-power heterojunction tunnel FET SRAM design. In Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, pages 45–52. IEEE Computer Society, 2011.

    Google Scholar 

  15. Sneh Saurabh and M Jagadesh Kumar. Estimation and compensation of process-induced variations in nanoscale tunnel field-effect transistors for improved reliability. IEEE Transactions on Device and Materials Reliability, 10(3):390–395, 2010.

    Google Scholar 

  16. Marcel JM Pelgrom and Aad CJ Duinmaijer. Matching properties of MOS transistors. In ESSCIRC’88: Fourteenth European Solid-State Circuits Conference, pages 327–330. IEEE, 1988.

    Google Scholar 

  17. Saurabh Mookerjea, Ramakrishnan Krishnan, Suman Datta, and Vijaykrishnan Narayanan. On enhanced Miller capacitance effect in interband tunnel transistors. IEEE Electron Device Letters, 30(10):1102–1104, 2009.

    Article  ADS  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2021 Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Gupta, N., Makosiej, A., Amara, A., Vladimirescu, A., Anghel, C. (2021). State-of-the-Art TFET Devices. In: TFET Integrated Circuits. Springer, Cham. https://doi.org/10.1007/978-3-030-55119-3_2

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-55119-3_2

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-55118-6

  • Online ISBN: 978-3-030-55119-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics