Abstract
We have discussed the design of CNTFET-based adders in the earlier chapters. In this chapter, we present the design of a ternary multiplier. We note that the design of a single-digit multiplier itself is non-trivial in the ternary setting.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Srinivasu, B., Sridharan, K.: Low-complexity multiternary digit multiplier design in CNTFET technology. IEEE Trans. Circuits Syst. II: Express Briefs 63(8), 753–757 (2016)
Lin, S., Kim, Y.B., Lombardi, F.: CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10(2), 217–225 (2011)
Moaiyeri, M.H., Doostaregan, A., Navi, K.: Design of energy-efficient and robust ternary circuits for nanotechnology. IET Circuits, Devices, Syst. 5(4), 285–296 (2011)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Sridharan, K., Srinivasu, B., Pudi, V. (2020). CNTFET-Based Design of a Ternary Multiplier. In: Low-Complexity Arithmetic Circuit Design in Carbon Nanotube Field Effect Transistor Technology. Carbon Nanostructures. Springer, Cham. https://doi.org/10.1007/978-3-030-50699-5_6
Download citation
DOI: https://doi.org/10.1007/978-3-030-50699-5_6
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-50698-8
Online ISBN: 978-3-030-50699-5
eBook Packages: Chemistry and Materials ScienceChemistry and Material Science (R0)