Medical Image Processing Using Xilinx System Generator

Conference paper
Part of the Learning and Analytics in Intelligent Systems book series (LAIS, volume 11)


Although software implementations of different image processing techniques are suitable for general-purpose use, in order to meet the real time requirements, an image processing technique needs to be realized in hardware. Field Programmable Gate Arrays (FPGAs) have many benefits in applications that include digital signal acquisition, but also processing of large data, especially in real time. Mainly due to the ever-decreasing cost and re-configurability, FPGAs have also found its place in digital signal processing (DSP). Xilinx System Generator is a tool from Xilinx that enables the Mathworks Simulink models to be adapted for FPGA design. For comparative study on several levels in edge detection, CT image of a brain with a tumor is used. Performances of gradient based edge detectors - Robert, Prewitt and Sobel were compared. Even from just visual analysis of results, it can be seen that Prewitt and Sobel methods give better results than Robert method. In contrast, the calculation of Robert operator is simpler in comparison to the other operators and occupies less resources, since only adder-subtractor logic is sufficient to detect the edges. As the implemented algorithms could be part of more complex systems for tumor detection, the design architecture used in this paper can be extended to be used in very complex real time image processing techniques.



This study is supported by the grants from the Serbian Ministry of Education, Science and Technological Development III41007 and OI174028.


  1. 1.
    Reddy, G.B., Anusudha, K.: Implementation of image edge detection on FPGA using XSG. In: International Conference on Circuit, Power and Computing Technologies (ICCPCT), Nagercoil, India, March 2016, pp. 1–5. IEEE (2016)Google Scholar
  2. 2.
    Mohammed, A., Rachid, E., Laamari, H.: High level FPGA modeling for image processing algorithms using Xilinx system generator. Int. J. Comput. Sci. Telecommun. 5(6), 1–8 (2014)Google Scholar
  3. 3.
    Hasan, S., Yakovlev, A., Boussakta, S.: Performance efficient FPGA implementation of parallel 2-D MRI image filtering algorithms using Xilinx system generator. In: 7th International Symposium on Communication Systems, Networks & Digital Signal Processing (CSNDSP 2010), Newcastle upon Tyne, July 2010, pp. 765–769. IEEE (2010)Google Scholar
  4. 4.
    Moses, C.J., Selvathi, D., Rani, S.S.: FPGA implementation of an efficient partial volume interpolation for medical image registration. In: International Conference on Communication Control and Computing Technologies, Ramanathapuram, India, October 2010, pp. 132–137 (2010)Google Scholar
  5. 5.
    Othman, M.F.B., Abdullah, N., Rusli, N.A.B.A.: An overview of MRI brain classification using FPGA implementation. In: IEEE Symposium on Industrial Electronics and Applications (ISIEA), pp. 623–628, Penang, Malaysia, October 2010. IEEE (2010)Google Scholar
  6. 6.
    Tana, H., Sazish, A.N., Ahmad, A., Sharif, M.S., Amira, A.: Efficient FPGA implementation of a wireless communication system using Bluetooth connectivity. In: Proceedings of 2010 IEEE International Symposium on Circuits and Systems, Paris, France, May 2010, pp. 1767–1770. IEEE (2010)Google Scholar
  7. 7.
    Hanisha, V., Kumari, G.V.: Hardware implementation of image denoise filters using system generator. Int. J. VLSI Syst. Des. Commun. Syst. 4(10), 940–946 (2016)Google Scholar
  8. 8.
    Kumar, K.A., Kumar, M.V.: Implementation of image processing lab using Xilinx System Generator. Adv. Image Video Process. 2(5), 27–35 (2014)Google Scholar
  9. 9.
    Xilinx: System Generator for DSP User Guide. Xilinx, USA (2009)Google Scholar
  10. 10.
    Gupta, A., Vaishnav, H., Garg, H.: Image processing using Xilinx System Generator (XSG) in FPGA. Int. J. Res. Sci. Innov. 2(9), 119–125 (2015)Google Scholar
  11. 11.
    Raut, N.P., Gokhale, A.V.: FPGA implementation for image processing algorithms using Xilinx System Generator. IOSR J. VLSI Sig. Process. (IOSR-JVSP) 2(4), 26–36 (2013)CrossRefGoogle Scholar
  12. 12.
    Moreo, A.T., Lorente, P.N., Valles, F.S., Muro, J.S., Andres, C.F.: Experiences on developing computer vision hardware algorithms using Xilinx System Generator. Microprocess. Microsyst. 29(8–9), 411–419 (2005)CrossRefGoogle Scholar
  13. 13.
    Xilinx: Compatibilty Versions of System Generator for DSP with versions of Vivado Design tools,” Xilinx (2019). Accessed 25 Jan 2019
  14. 14.
    Kabir, S., Alam, A.A.: Hardware design and simulation of Sobel Edge Detection Algorithm. Int. J. Image Graph. Sig. Process. 6(5), 10 (2014)CrossRefGoogle Scholar
  15. 15.
    Fuad, K.A.A., Rizvi, S.M.: Hardware software co-simulation of Canny edge detection algorithm. Int. J. Comput. Appl. 122(19), 7–12 (2015)Google Scholar
  16. 16.
    Gonzalez, R.C., Woods, R.E.: Digital Image Processing, vol. 3. Prentice Hall, Upper Saddle River (2008)Google Scholar
  17. 17.
    Yasri, I., bin Hamid, N.H., Yap, V.V.: An FPGA implementation of gradient based edge detection algorithm design. In: International Conference on Computer Technology and Development, Kota Kinabalu, Malaysia, November 2009, vol. 2, pp. 165–169. IEEE (2009)Google Scholar
  18. 18.
    Said, Y., Saidani, T., Smach, F., Atri, M.: Real time hardware co-simulation of edge detection for video processing system. In: 16th IEEE Mediterranean Electrotechnical Conference, Yasmine Hammamet, Tunisia, March 2012, pp. 852–855. IEEE (2012)Google Scholar
  19. 19.
    Xu, Q., Chakrabarti, C., Karam, L.J.: A distributed Canny edge detector and its implementation on FPGA. In: Digital Signal Processing and Signal Processing Education Meeting (DSP/SPE), Sedona, AZ, USA, January 2011, pp. 500–505. IEEE (2011)Google Scholar
  20. 20.
    Xu, Q., Varadarajan, S., Chakrabarti, C., Karam, L.J.: A distributed canny edge detector: algorithm and FPGA implementation. IEEE Trans. Image Process. 23(7), 2944–2960 (2014)MathSciNetCrossRefGoogle Scholar
  21. 21.
    Mahalle, A.G., Shah, A.M.: Hardware co-simulation of classical edge detection algorithms using Xilinx system generator. Int. Res. J. Eng. Technol. (IRJET) 5(1), 912–916 (2018)Google Scholar

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  1. 1.Faculty of EngineeringUniversity of Kragujevac (FINK)KragujevacSerbia
  2. 2.Bioengineering Research and Development Center (BioIRC)KragujevacSerbia
  3. 3.Steinbeis Advanced Risk Technologies Institute doo Kragujevac (SARTIK)KragujevacSerbia
  4. 4.Faculty of GeographyUniversity of BelgradeBelgradeSerbia

Personalised recommendations