Skip to main content

Practical Multicore Extension of Functionally and Temporally Correct Real-Time Simulation for Automotive Systems

  • Conference paper
  • First Online:
Cyber Physical Systems. Model-Based Design (CyPhy 2019, WESE 2019)

Abstract

Existing simulation methods cannot provide functionally and temporally correct simulations for the cyber-side of automotive systems since they do not correctly model temporal behaviours such as varying execution times and task preemptions. To address such limitations, our previous work proposes a novel simulation technique that guarantees the functional and temporal simulation correctness. However, the simulation technique is designed assuming a single core simulator. In this work, we extend the single core simulator targeting a multicore simulator to enhance the simulation capacity. In this multicore extension, a major challenge is the inter-core interferences in a multicore environment, which causes unpredictability of simulated job execution times, which in turn makes it hard to model the timings of the real cyber-side of an automotive system. To overcome the challenge, this paper empirically analyzes the inter-core interferences for typical automotive workloads and proposes a practical multicore extension approach, which can still provide a functionally and temporally correct simulation, without using complex inter-core isolation mechanisms. Our experimental study shows that the proposed multicore extension approach can significantly improve the simulation capacity over the previous single core simulator while still preserving simulation correctness.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Notes

  1. 1.

    There can be many different execution scenarios on the real cyber system since every job \(J_{ij}\) can have any execution time within [\(C^{best,real}_i, C^{worst,real}_i\)].

References

  1. Ando, E., Nakata, T., Yamashita, M.: Approximating the longest path length of a stochastic dag by a normal distribution in linear time. J. Discret. Algorithms 7(4), 420–438 (2009)

    Article  MathSciNet  Google Scholar 

  2. Binkert, N., et al.: The gem5 simulator. ACM SIGARCH Comput. Architect. News 39(2), 1–7 (2011)

    Article  Google Scholar 

  3. dSPACE: version 8.4.0.150421 (R2014b). dSPACE GmbH., Wixom, Michigan (2018)

    Google Scholar 

  4. Garey, M.R., Johnson, D.S.: Computers and Intractability: A Guide to the Theory of NP-completeness (Series of Books in the Mathematical Sciences), ed. Computers and Intractability, vol. 340 (1979)

    Google Scholar 

  5. Infineon: Tricore 27x (2018). https://www.infineon.com/cms/en/product/microcontroller/32-bit-tricore-microcontroller/aurix-safety-joins-performance/aurix-family-tc27xt/. Accessed 1 Nov 2018

  6. Intel: Core i7–3610qm (2012). https://ark.intel.com/products/64899/Intel-Core-i7-3610QM-Processor-6M-Cache-up-to-3-30-GHz-. Accessed 8 Nov 2018

  7. Intel: Core i7–9700k (2018). https://www.intel.com/content/www/us/en/products/processors/core/i7-processors/i7-9700k.html (2018). Accessed 1 Nov 2018

  8. Joo, H., We, K.S., Kim, S., Lee, C.G.: An end-to-end tool for developing CPSs from design to implementation (2016)

    Google Scholar 

  9. Navet, N., Song, Y., Simonot-Lion, F., Wilwert, C.: Trends in automotive communication systems. Proc. IEEE 93(6), 1204–1223 (2005)

    Article  Google Scholar 

  10. Nivasch, G.: Cycle detection using a stack. Inf. Process. Lett. 90(3), 135–140 (2004)

    Article  MathSciNet  Google Scholar 

  11. Ong, H.L., Magazine, M.J., Wee, T.: Probabilistic analysis of bin packing heuristics. Oper. Res. 32(5), 983–998 (1984)

    Article  MathSciNet  Google Scholar 

  12. Qureshi, M.K., Patt, Y.N.: Utility-based cache partitioning: a low-overhead, high-performance, runtime mechanism to partition shared caches. In: 39th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-39, pp. 423–432. IEEE (2006)

    Google Scholar 

  13. Sanchez, D., Kozyrakis, C.: ZSim: fast and accurate microarchitectural simulation of thousand-core systems. In: ACM SIGARCH Computer Architecture News, vol. 41, pp. 475–486. ACM (2013)

    Google Scholar 

  14. Sha, L., et al.: Single core equivalent virtual machines for hard real–time computing on multicore processors. Technical report (2014)

    Google Scholar 

  15. Simulink: version 8.4.0.150421 (R2014b). MathWorks Inc., Natick, Massachusetts (2014)

    Google Scholar 

  16. Stern, S., Gencel, C.: Embedded software memory size estimation using cosmic: a case study. In: International Workshop on Software Measurement (IWSM), vol. 39 (2010)

    Google Scholar 

  17. We, K.S.: Functionally and temporally correct simulation for cyber-physical systems. Ph.D. thesis, Seoul National University (2017)

    Google Scholar 

  18. We, K.S., Kim, S., Lee, W., Lee, C.G.: Functionally and temporally correct simulation of cyber-systems for automotive systems. In: 2017 IEEE Real-Time Systems Symposium (RTSS), pp. 68–79. IEEE (2017)

    Google Scholar 

  19. Yourst, M.T.: PTLsim: a cycle accurate full system x86–64 microarchitectural simulator. In: 2007 IEEE International Symposium on Performance Analysis of Systems & Software, pp. 23–34. IEEE (2007)

    Google Scholar 

  20. Yun, H., Mancuso, R., Wu, Z.P., Pellizzoni, R.: PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In: 2014 IEEE 20th Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 155–166. IEEE (2014)

    Google Scholar 

  21. Yun, H., Yao, G., Pellizzoni, R., Caccamo, M., Sha, L.: MemGuard: memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In: 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 55–64. IEEE (2013)

    Google Scholar 

Download references

Acknowledgement

This research was supported by the MSIT (Ministry of Science and ICT), Korea, under the SW Starlab (IITP-2015-0-00209) supervised by IITP (Institute for Information & Communications Technology Promotion). The authors would like to thank Hyundai-Kia Motor Company, Korea, for the cooperation and financial support in this research project.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Chang-Gun Lee .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Lee, W., Jeong, J., Park, S., Lee, CG. (2020). Practical Multicore Extension of Functionally and Temporally Correct Real-Time Simulation for Automotive Systems. In: Chamberlain, R., Edin Grimheden, M., Taha, W. (eds) Cyber Physical Systems. Model-Based Design. CyPhy WESE 2019 2019. Lecture Notes in Computer Science(), vol 11971. Springer, Cham. https://doi.org/10.1007/978-3-030-41131-2_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-41131-2_7

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-41130-5

  • Online ISBN: 978-3-030-41131-2

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics