Skip to main content
SpringerLink
Log in

Multicore Models of Communication for Cyber-Physical Systems

  • Conference paper
  • First Online:
Cyber Physical Systems. Model-Based Design (CyPhy 2019, WESE 2019)

Part of the book series: Lecture Notes in Computer Science ((LNISA,volume 11971))

  • 652 Accesses

Abstract

Cyber-physical systems are systems where the environment interacts with computers (the cyber part) with real-time constraints. Emerging technologies, such as artificial intelligence and machine learning, call for ever-increasing processing power. However, for real-time systems, we need to prove statically that this processing demand can be performed within strict deadlines.

This paper explores a time-predictable multicore architecture for those demanding cyber-physical systems. We explore different models of communication between those multiple cores. We compare the message passing model on top of a network-on-chip with message passing on two forms of shared scratchpad memory.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Notes

  1. 1.

    Available at https://akka.io/.

  2. 2.

    https://www.absint.com/ait/features.htm.

References

  1. Bachrach, J., et al.: Chisel: constructing hardware in a scala embedded language. In: The 49th Annual Design Automation Conference (DAC 2012), pp. 1216–1225. ACM, San Francisco, June 2012

    Google Scholar 

  2. Becker, M., Dasari, D., Nicolic, B., Akesson, B., Nelis, V., Nolte, T.: Contention-free execution of automotive applications on a clustered many-core platform. In: 28th Euromicro Conference on Real-Time Systems (ECRTS), pp. 14–24, July 2016. https://doi.org/10.1109/ECRTS.2016.14

  3. Brandner, F., Schoeberl, M.: Static routing in symmetric real-time network-on-chips. In: Proceedings of the 20th International Conference on Real-Time and Network Systems (RTNS 2012), Pont a Mousson, France, pp. 61–70, November 2012. https://doi.org/10.1145/2392987.2392995

  4. Cruz, R.L.: A calculus for network delay. I. Network elements in isolation. IEEE Trans. Inf. Theory 37(1), 114–131 (1991). https://doi.org/10.1109/18.61110

    Article  MathSciNet  MATH  Google Scholar 

  5. Cruz, R.L.: A calculus for network delay. II. Network analysis. IEEE Trans. Inf. Theory 37(1), 132–141 (1991). https://doi.org/10.1109/18.61110

    Article  MathSciNet  MATH  Google Scholar 

  6. Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: DAC, pp. 684–689. ACM (2001)

    Google Scholar 

  7. Dupont de Dinechin, B., van Amstel, D., Poulhiès, M., Lager, G.: Time-critical computing on a single-chip massively parallel processor. In: Conference on Design, Automation and Test in Europe, DATE 2014, pp. 97:1–97:6. European Design and Automation Association, Leuven (2014)

    Google Scholar 

  8. Dupont de Dinechin, B., Durand, Y., van Amstel, D., Ghiti, A.: Guaranteed services of the NoC of a manycore processor. In: International Workshop on Network on Chip Architectures (NoCArc), pp. 11–16. ACM, New York, December 2014. https://doi.org/10.1145/2685342.2685344

  9. Goossens, K., Hansson, A.: The AEthereal network on chip after ten years: goals, evolution, lessons, and future. In: Proceedings of the 47th ACM/IEEE Design Automation Conference (DAC 2010), pp. 306–311 (2010)

    Google Scholar 

  10. Gruian, F., Schoeberl, M.: Hardware support for CSP on a Java chip-multiprocessor. Microprocess. Microsyst. 37(4–5), 472–481 (2013). https://doi.org/10.1016/j.micpro.2012.08.004

    Article  Google Scholar 

  11. Hansson, A., Subburaman, M., Goossens, K.: aelite: a flit-synchronous network on chip with composable and predictable services. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2009), Leuven, Belgium, pp. 250–255 (2009)

    Google Scholar 

  12. Heckmann, R., Ferdinand, C.: Worst-case execution time prediction by static program analysis. Technical report, AbsInt Angewandte Informatik GmbH. Accessed Nov 2013

    Google Scholar 

  13. Hennessy, J., Patterson, D.: Computer Architecture: A Quantitative Approach, 4th edn. Morgan Kaufmann Publishers, Burlington (2006)

    MATH  Google Scholar 

  14. Hoare, C.A.R.: Monitors: an operating system structuring concept. Commun. ACM 17(10), 549–557 (1974). https://doi.org/10.1145/355620.361161

    Article  MATH  Google Scholar 

  15. Hoare, C.A.R.: Communicating sequential processes. Commun. ACM 21(8), 666–677 (1978). https://doi.org/10.1145/359576.359585

    Article  MATH  Google Scholar 

  16. Homewood, M., May, D., Shepherd, D., Shepherd, R.: The IMS T800 transputer. IEEE Micro 7(5), 10–26 (1987). https://doi.org/10.1109/MM.1987.305012

    Article  Google Scholar 

  17. Kasapaki, E., Schoeberl, M., Sørensen, R.B., Müller, C.T., Goossens, K., Sparsø, J.: Argo: a real-time network-on-chip architecture with an efficient GALS implementation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24, 479–492 (2016). https://doi.org/10.1109/TVLSI.2015.2405614

    Article  Google Scholar 

  18. Le Boudec, J.Y.: Application of network calculus to guaranteed service networks. IEEE Trans. Inf. Theory 44(3), 1087–1096 (1998). https://doi.org/10.1109/18.669170

    Article  MathSciNet  MATH  Google Scholar 

  19. Lee, E.A., Messerschmitt, D.G.: Synchronous data flow. Proc. IEEE 75(9), 1235–1245 (1987). https://doi.org/10.1109/PROC.1987.13876

    Article  Google Scholar 

  20. Liu, I.: Precision Timed Machines. Ph.D. thesis, EECS Department, University of California, Berkeley, May 2012

    Google Scholar 

  21. Liu, I., Reineke, J., Broman, D., Zimmer, M., Lee, E.A.: A PRET microarchitecture implementation with repeatable timing and competitive performance. In: Proceedings of IEEE International Conference on Computer Design (ICCD 2012), October 2012

    Google Scholar 

  22. Lohstroh, M., et al.: Actors revisited for time-critical systems. In: Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019, pp. 152:1–152:4. ACM, New York (2019). https://doi.org/10.1145/3316781.3323469

  23. May, D., Shepherd, R.: Occam and the transputer. In: Proceedings of the IFIP WG 10.3 Workshop on Concurrent Languages in Distributed Systems: Hardware Supported Implementation, pp. 19–33. Elsevier North-Holland Inc., New York (1985)

    Google Scholar 

  24. Metzlaff, S., Mische, J., Ungerer, T.: A real-time capable many-core model. In: Proceedings of 32nd IEEE Real-Time Systems Symposium: Work-in-Progress Session (2011)

    Google Scholar 

  25. Mische, J., Frieb, M., Stegmeier, A., Ungerer, T.: Reduced complexity many-core: timing predictability due to message-passing. In: Knoop, J., Karl, W., Schulz, M., Inoue, K., Pionteck, T. (eds.) ARCS 2017. LNCS, vol. 10172, pp. 139–151. Springer, Cham (2017). https://doi.org/10.1007/978-3-319-54999-6_11

    Chapter  Google Scholar 

  26. Mische, J., Frieb, M., Stegmeier, A., Ungerer, T.: PIMP my many-core: pipeline-integrated message passing. In: Pnevmatikatos, D.N., Pelcat, M., Jung, M. (eds.) SAMOS 2019. LNCS, vol. 11733, pp. 199–211. Springer, Cham (2019). https://doi.org/10.1007/978-3-030-27562-4_14

    Chapter  Google Scholar 

  27. Olofsson, A., Nordström, T., ul Abdin, Z.: Kickstarting high-performance energy-efficient manycore architectures with Epiphany. In: Matthews, M.B. (ed.) Proceedings of Asilomar Conference on Signals, Systems and Computers, pp. 1719–1726. IEEE (2014)

    Google Scholar 

  28. Paukovits, C., Kopetz, H.: Concepts of switching in the time-triggered network-on-chip. In: Proceedings of the 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2008), pp. 120–129, August 2008. https://doi.org/10.1109/RTCSA.2008.18

  29. Petersen, M.B., Riber, A.V., Andersen, S.T., Schoeberl, M.: Time-predictable distributed shared on-chip memory. Microprocess. Microsyst. (2019). https://doi.org/10.1016/j.micpro.2019.102896

    Article  Google Scholar 

  30. Ptolemaeus, C. (ed.): System Design, Modeling, and Simulation using Ptolemy II. Ptolemy.org, Berkeley (2014)

    Google Scholar 

  31. Puffitsch, W., Sørensen, R.B., Schoeberl, M.: Time-division multiplexing vs network calculus: a comparison. In: Proceedings of the 23th International Conference on Real-Time and Network Systems (RTNS 2015), Lille, France, November 2015. https://doi.org/10.1145/2834848.2834868

  32. Schoeberl, M.: Time-predictable computer architecture. EURASIP J. Embedded Syst. 2009, 17 p. (2009). Article ID 758480. https://doi.org/10.1155/2009/758480

    Article  Google Scholar 

  33. Schoeberl, M.: One-way shared memory. In: 2018 Design, Automation and Test in Europe Conference Exhibition (DATE), pp. 269–272, March 2018. https://doi.org/10.23919/DATE.2018.8342017

  34. Schoeberl, M., et al.: T-CREST: time-predictable multi-core architecture for embedded systems. J. Syst. Architect. 61(9), 449–471 (2015). https://doi.org/10.1016/j.sysarc.2015.04.002

    Article  Google Scholar 

  35. Schoeberl, M., Chong, D.V., Puffitsch, W., Sparsø J.: A time-predictable memory network-on-chip. In: Proceedings of the 14th International Workshop on Worst-Case Execution Time Analysis (WCET 2014), Madrid, Spain, pp. 53–62, July 2014. https://doi.org/10.4230/OASIcs.WCET.2014.53

  36. Schoeberl, M., Pezzarossa, L., Sparsø, J.: A minimal network interface for a simple network-on-chip. In: Schoeberl, M., Hochberger, C., Uhrig, S., Brehm, J., Pionteck, T. (eds.) ARCS 2019. LNCS, vol. 11479, pp. 295–307. Springer, Heidelberg (2019). https://doi.org/10.1007/978-3-030-18656-2_22

    Chapter  Google Scholar 

  37. Schoeberl, M., Pezzarossa, L., Sparsø J.: S4noc: a minimalistic network-on-chip for real-time multicores. In: 12th International Workshop on Network on Chip Architectures (NoCArc 2019). ACM, October 2019. https://doi.org/10.1145/3356045.3360714

  38. Schoeberl, M., Puffitsch, W., Hepp, S., Huber, B., Prokesch, D.: Patmos: a time-predictable microprocessor. Real-Time Syst. 54(2), 389–423 (2018). https://doi.org/10.1007/s11241-018-9300-4

    Article  MATH  Google Scholar 

  39. Schoeberl, M., Sørensen, R.B., Sparsø J.: Models of communication for multicore processors. In: Proceedings of the 11th Workshop on Software Technologies for Embedded and Ubiquitous Systems (SEUS 2015). pp. 44–51. IEEE, Auckland, April 2015. https://doi.org/10.1109/ISORCW.2015.57

  40. Schoeberl, M., Strøm, T.B., Baris, O., Sparsø J.: Scratchpad memories with ownership. In: 2019 Design, Automation and Test in Europe Conference Exhibition (DATE) (2019)

    Google Scholar 

  41. Shoushtari, M., Donyanavard, B., Bathen, L.A.D., Dutt, N.: Shave-ice: sharing distributed virtualized SPMS in many-core embedded systems. ACM Trans. Embed. Comput. Syst. 17(2), 47:1–47:25 (2018). https://doi.org/10.1145/3157667

    Article  Google Scholar 

  42. Sparsø J., Kasapaki, E., Schoeberl, M.: An area-efficient network interface for a TDM-based network-on-chip. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2013, pp. 1044–1047. EDA Consortium, San Jose (2013)

    Google Scholar 

  43. Whitby-Strevens, C.: The transputer. SIGARCH Comput. Archit. News 13(3), 292–300 (1985). https://doi.org/10.1145/327070.327269

    Article  Google Scholar 

Download references

Acknowledgment

The work presented in this paper was partially funded by the Danish Council for Independent Research | Technology and Production Sciences under the project PREDICT (no. 4184-00127A). (http://predict.compute.dtu.dk/)

Author information

Authors and Affiliations

  1. Department of Applied Mathematics and Computer Science, Technical University of Denmark, Kgs. Lyngby, Denmark

    Martin Schoeberl

Authors
  1. Martin Schoeberl
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Martin Schoeberl .

Editor information

Editors and Affiliations

  1. Washington University, St. Louis, MO, USA

    Roger Chamberlain

  2. KTH Royal Institute of Technology, Stockholm, Sweden

    Martin Edin Grimheden

  3. Halmstad University, Halmstad, Sweden

    Walid Taha

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Schoeberl, M. (2020). Multicore Models of Communication for Cyber-Physical Systems. In: Chamberlain, R., Edin Grimheden, M., Taha, W. (eds) Cyber Physical Systems. Model-Based Design. CyPhy WESE 2019 2019. Lecture Notes in Computer Science(), vol 11971. Springer, Cham. https://doi.org/10.1007/978-3-030-41131-2_2

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-41131-2_2

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-41130-5

  • Online ISBN: 978-3-030-41131-2

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation