Abstract
The CMOS integration race has reached limitations for planar silicon process starting from the 40 nm node. The transistor channel was more and more difficult to control and specific process integration methods such as pocket implant, silicon strain, and lightly doped drain were introduced to enable devices’ good carrier mobility and electrostatic control, are moreover this type of process integration could not be successfully continued after the 20 nm node. Starting from the 28 nm node a consensus solution emerged consisting in the use of fully depleted active devices either fully depleted silicon on insulator (FD-SOI) or Fin-FET. While the fundamental physics laws are similar for these two big families of devices, the process integration is much different and had to bring the process engineers from the well-known planar technologies (applies also for FD-SOI) to fully 3D structures (for Fin-FET).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
H.C. Wann, C. Hu, K. Noda, D. Sinitsky, F. Assaderaghi, J. Bokor, Channel doping engineering of MOSFET with adaptable threshold voltage using body effect for low voltage and low power applications, in 1995 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (IEEE, Piscataway, 1995), pp. 159–163
A. Cathelin, Fully depleted silicon on insulator devices CMOS: the 28-nm node is the perfect technology for analog, RF, mmW, and mixed-signal system-on-chip integration. IEEE Solid-State Circuits Mag. 9(4), 18–26 (2017)
A. Cathelin, RF/analog and mixed-signal design techniques in FD-SOI technology, in 2017 IEEE Custom Integrated Circuits Conference (CICC) (IEEE, Piscataway, 2017)
B. Nikolić, Simpler, more efficient design, in ESSCIRC Conference 2015-41st European Solid-State Circuits Conference (ESSCIRC) (IEEE, Piscataway, 2015), pp. 20–25. https://doi.org/10.1109/ESSCIRC.2015.7313819. https://doi.org/10.1109/VTSA.1995.524654
H. Kawamoto, T. Shinoda, Y. Yamaguchi, S. Shimizu, K. Ohishi, N. Tanimura, T. Yasui, A 288 K CMOS pseudostatic RAM. IEEE J. Solid State Circuits 19(5), 619 (1984). https://doi.org/10.1109/JSSC.1984.1052198
T. Kuroda, T. Fujita, S. Mita, T. Nagamatu, S. Yoshioka, F. Sano, M. Norishima, M. Murota, M. Kako, M. Kinugawa, M. Kakumu, T. Sakurai, A 0.9 V 150 MHz 10 mW 4 mm/sup 2/2-D discrete cosine transform core processor with variable-threshold-voltage scheme, in 1996 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC (1996), pp. 166–167. https://doi.org/10.1109/ISSCC.1996.488555
J.W. Tschanz, J.T. Kao, S.G. Narendra, R. Nair, D.A. Antoniadis, A.P. Chandrakasan, V. De, Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE J. Solid-State Circuits 37(11), 1396 (2002). https://doi.org/10.1109/JSSC.2002.803949
T. Miyake, T. Yamashita, N. Asari, H. Sekisaka, T. Sakai, K. Matsuura, A. Wakahara, H. Takahashi, T. Hiyama, K. Miyamoto, K. Mori, Design methodology of high performance microprocessor using ultra-low threshold voltage CMOS, in Proceeding of IEEE 2001 Conference on Custom Integrated Circuits (2001), pp. 275–278. https://doi.org/10.1109/CICC.2001.929773
T. Chen, S. Naffziger, Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation. IEEE Trans. Very Large Scale Integr. VLSI Syst. 11(5), 888 (2003). https://doi.org/10.1109/TVLSI.2003.817120
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Cathelin, A., Clerc, S. (2020). Introduction. In: Clerc, S., Di Gilio, T., Cathelin, A. (eds) The Fourth Terminal. Integrated Circuits and Systems. Springer, Cham. https://doi.org/10.1007/978-3-030-39496-7_1
Download citation
DOI: https://doi.org/10.1007/978-3-030-39496-7_1
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-39495-0
Online ISBN: 978-3-030-39496-7
eBook Packages: EngineeringEngineering (R0)