Advertisement

System Scenario Application to Dependable System Design

  • Nikolaos ZompakisEmail author
  • Dimitrios Rodopoulos
  • Michail Noltsis
  • Francky Catthoor
  • Dimitrios Soudris
Chapter
  • 227 Downloads

Abstract

The integration scale in one chip in the last decades has improved dramatically, highlighting in the same time critical reliability issues. Run-time mechanisms that correct errors in real-time deal ensure the operation reliability, availability, and serviceability (RAS), paying a price in performance as expressed in extra clock cycles. The system scenario concept can contribute to improve these mechanisms exploiting a flexibility decision-making scheme. The current section deploys such a run-time mechanism that mitigates the correction overhead, guaranteeing the performance dependability. As discussed in ch_DVFS we have developed a quite broad range of DVFS configuration knob oriented scenario approaches. These will be partly exploited also here. In this direction, a closed-loop controller absorbs the RAS-induced delay by triggering dynamic voltage and frequency scaling (DVFS) schemes. We go a step-forward of the generic scenario methodology importing the meaning of the scenarios adaptation in operation norms after the definition of an initial scenario set. More precisely, in the current chapter we focus on the run-time adjustment of the DVFS responses to the identified performance variability norms. To achieve this, we exploit an adaptive scenario scheduler that reorganizes the scenario hierarchy at run-time. Compared against an approach utilizing a 30% operation frequency guardband, the proposed configuration achieves an 83.9% exploitation of the nominal improvement margins that corresponds to an energy gain up to 15%, ensuring to a large extent the performance dependability.

Keywords

PID DVFS Slack Adaptive Re-clustering Dynamic 

Notes

Acknowledgements

This research is supported in part by the EU FP7 HARPA project, grant agreement 612069.

References

  1. 1.
    K. Astrom, T. Hagglund, PID Controllers: Theory, Design and Tuning, 2nd edn. (International Society of Automation, Pittsburgh, 1995)Google Scholar
  2. 2.
    A. Das et al., Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs, in 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE) (IEEE, Piscataway, 2014), pp. 1–6Google Scholar
  3. 3.
    T. Ebi et al., Tape: thermal-aware agent-based power economy for multi/many-core architectures, in IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers, 2009. ICCAD 2009 (IEEE, Piscataway, 2009), pp. 38–43Google Scholar
  4. 4.
    S.V. Gheorghita et al., System-scenario-based design of dynamic embedded systems. ACM Trans. Des. Autom. Electron. Syst. 14(1), 3 (2009)Google Scholar
  5. 5.
    D. Hardy et al., The performance vulnerability of architectural and non-architectural arrays to permanent faults, in 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture (IEEE, Piscataway, 2012), pp. 48–59Google Scholar
  6. 6.
    S. Herbert et al., Analysis of dynamic voltage/frequency scaling in chip-multiprocessors, in International Symposium on Low Power Electronics and Design (ISLPED) ACM/IEEE, pp. 38–43, 2007Google Scholar
  7. 7.
    A. Kumar Singh et al., Mapping on multi/many-core systems: survey of current and emerging trends, in Design Automation Conference (DAC), 2013 50th ACM/EDAC/IEEE (IEEE, Piscataway, 2013), pp. 38–43Google Scholar
  8. 8.
    C.S. Mugunda et al., Improving fault tolerance. Dell Power Solutions (Aug 2005)Google Scholar
  9. 9.
    S. Munaga, F. Catthoor, Systematic design principles for cost-effective hard constraint management in dynamic nonlinear systems, in Innovations and Approaches for Resilient and Adaptive Systems (IGI Global, Hershey, 2013), pp. 1–28Google Scholar
  10. 10.
    G. Neuberger et al., A multiple bit upset tolerant SRAM memory. ACM Trans. Des. Autom. Electron. Syst. 8(4), 577–590 (2003)CrossRefGoogle Scholar
  11. 11.
    P. Reviriego, J.A. Maestro, Study of the effects of multibit error correction codes on the reliability of memories in the presence of MBUs. IEEE Trans. Dev. Mat. Rel. 9(1), 31–39 (2009)CrossRefGoogle Scholar
  12. 12.
    D. Rodopoulos et al., Tackling performance variability due to RAS mechanisms with pid-controlled DVFS. IEEE Comput. Archit. Lett. 14(2), 156–159 (2015)CrossRefGoogle Scholar
  13. 13.
    T. Sakata et al., A cost-effective dependable microcontroller architecture with instruction-level rollback for soft error recovery, in 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN’07) (IEEE, Piscataway, 2007), pp. 256–265Google Scholar
  14. 14.
    P.K. Saraswat et al., Task migration for fault-tolerance in mixed-criticality embedded systems. ACM SIGBED Rev. 6(3), 6 (2009)Google Scholar
  15. 15.
    D. Siewiorek, R. Swarz, Reliable Computer Systems, 3rd edn.: Design and Evaluation (A. K. Peters, Ltd., Natick, 1998)Google Scholar
  16. 16.
    Thales Communication and Security. Spectrum monitoring and homeland security (Aug 2015), https://www.thalesgroup.com/en/worldwide/security/spectrum-monitoring-and-homeland-security
  17. 17.
    V.M. van Santen et al., Designing guardbands for instantaneous aging effects, in Proceedings of the 53rd Annual Design Automation Conference (ACM, New York, 2016), pp. 69–75Google Scholar
  18. 18.
    D. Zhu, H. Aydin, Reliability-aware energy management for periodic real-time tasks. IEEE Trans. Comput. 58(10), 1382–1397 (2009)MathSciNetCrossRefGoogle Scholar
  19. 19.
    N. Zompakis, M. Noltsis, D. Rodopoulos, F. Catthoor, D. Soudris, Energy efficient adaptive approach for dependable performance in the presence of timing interference, in Proceedings of the on Great Lakes Symposium on VLSI 2017 (ACM, New York, 2017), pp. 209–214Google Scholar
  20. 20.
    N. Zompakis, A. Papanikolaou, P. Raghavan, D. Soudris, F. Catthoor, Enabling efficient system configurations for dynamic wireless applications using system scenarios. Int. J. Wireless Inf. Networks 20(2), 140–156 (2013)CrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  • Nikolaos Zompakis
    • 1
    Email author
  • Dimitrios Rodopoulos
    • 2
  • Michail Noltsis
    • 1
  • Francky Catthoor
    • 3
  • Dimitrios Soudris
    • 1
  1. 1.MicroLab-ECE-NTUAAthensGreece
  2. 2.IMECLeuvenBelgium
  3. 3.IMEC and KU LeuvenLeuvenBelgium

Personalised recommendations