Skip to main content

DVFS-Oriented Scenario Applications to Processor Architectures

  • Chapter

Abstract

The objective of the present chapter is to perform synergies among system scenario methodologies and processor mapping with emphasis on DVFS. First, we exploit the system scenario methodology and combine it with a DVFS-aware scheduler to ensure timing deadlines for both hard and soft real-time processor systems. Next, we have added a novel sleep mode extension on top of the DVFS configuration to further increase our energy gains. This has been demonstrated for an SAM4L processor platform. Later, we switched to the reliability-sensitive embedded systems domain, and performed a relevant case study of a PID controller pieced together with a simple system scenario methodology to actuate DVFS and manage dependability in a successful manner. The concept of a turbo, “gas-pedal” point is also discussed. Experiments in this case were performed on pure hardware, on the NXP IMX6Q board.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Notes

  1. 1.

    Target board is low-power oriented; hence, this basic computational block is measured to last significantly longer than in a high performance platform.

  2. 2.

    Alternatively, core resources enabling more parallelism would also have enabled guarantees for a larger application workload or higher error rates.

References

  1. ARM: Cortex-a9 processor specifications. https://www.arm.com/products/processors/cortex-a/cortex-a9.php?tab=Specifications (2015)

  2. Atmel: Sam4l xplained pro user guide. Atmel Corporation

    Google Scholar 

  3. M.A. Awan, S.M. Petters, Race-to-halt energy saving strategies. J. Syst. Archit. 60(10), 796–815 (2014)

    Article  Google Scholar 

  4. Communication, T., Security: Spectrum monitoring and homeland security. https://www.thalesgroup.com/en/worldwide/security (2015)

  5. S. Corbetta, W. Meeus, D. Rodopoulos, E. Cappe, F. Catthoor, A. Fritsch, System-wide reliability analysis on real processor and application under vdd and T stress, in SELSE Silicon Errors in Logic System Effects (2016)

    Google Scholar 

  6. S.V. Gheorghita, T. Basten, H. Corporaal, Intra-task scenario-aware voltage scheduling, in Proceedings of the 2005 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (ACM, New York, 2005), pp. 177–184

    Google Scholar 

  7. S.V. Gheorghita, S. Stuijk, T. Basten, H. Corporaal, Automatic scenario detection for improved WCET estimation, in Proceedings of the 42nd Annual Design Automation Conference (ACM, New York, 2005), pp. 101–104

    Google Scholar 

  8. S.V. Gheorghita, T. Basten, H. Corporaal, Scenario selection and prediction for DVS-aware scheduling of multimedia applications. J. Signal Proces. Syst. 50(2), 137–161 (2008)

    Article  Google Scholar 

  9. C. Lee, M. Potkonjak, W.H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communications systems, in Proceedings of Thirtieth Annual IEEE/ACM International Symposium on Microarchitecture, 1997 (IEEE, Piscataway, 1997), pp. 330–335

    Google Scholar 

  10. NXP: i.mx 6dual/6quad automotive and infotainment applications processors data sheet, document no. imx6dqaec 3/2014. Tech. rep. (2014)

    Google Scholar 

  11. D. Rodopoulos, F. Catthoor, D. Soudris, Tackling performance variability due to RAS mechanisms with PID-controlled DVFS. IEEE Comput. Archit. Lett. 14(2), 156–159 (2015)

    Article  Google Scholar 

  12. N. Semiconductors, i.mx 6dual/6quad applications processor reference manual. http://www.nxp.com/assets/documents/data/en/reference-manuals/IMX6DQRM.pdf (2015). Rev 3

  13. N. Zompakis, F. Catthoor, D. Soudris, Efficient configurations for dynamic applications in next generation mobile systems, ed. by A.D. Panagopoulos, in Handbook of Research on Next Generation Mobile Communication Systems (IGI Global, Oxford, 2015) Chap. 6, pp. 112–148

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Nikolaos Zombakis .

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Switzerland AG

About this chapter

Cite this chapter

Zombakis, N., Yassin, Y.H., Noltsis, M., Soudris, D., Kjeldsberg, P.G., Catthoor, F. (2020). DVFS-Oriented Scenario Applications to Processor Architectures. In: System-Scenario-based Design Principles and Applications. Springer, Cham. https://doi.org/10.1007/978-3-030-20343-6_4

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-20343-6_4

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-20342-9

  • Online ISBN: 978-3-030-20343-6

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics