Real-Time FPGA Implementation of Connected Component Labelling for a 4K Video Stream

  • Piotr Ciarach
  • Marcin Kowalczyk
  • Dominika Przewlocka
  • Tomasz KryjakEmail author
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 11444)


We present a hardware implementation in reconfigurable logic of a single-pass connected component labelling (CCL) and connected component analysis (CCA) module. The design supports a video stream in 4 pixel per clock format (4 ppc) and allows real-time processing of 4K/UHD video stream (3840\(\,\times \,\)2160 pixels) at 60 frames per second. We discuss the applied modification and simplifications and their impact on the algorithm’s performance. We verified the proposed module in an exemplary application – skin colour areas segmentation – on the ZCU 102 evaluation board with Xilinx Zynq UltraScale+ MPSoC device.


FPGA Zynq UltraScale+ MPSoC 4K UHD Real-time video processing Connected Component Labelling (CCL) Connected Component Analysis (CCA) 



The work presented in this paper was supported by the National Science Centre project no. 2016/23/D/ST6/01389 entitled “The development of computing resources organization in latest generation of heterogeneous reconfigurable devices enabling real-time processing of UHD/4K video stream”.


  1. 1.
    Appiah, K., Hunter, A., Dickinson, P., Meng, H.: Accelerated hardware video object segmentation: from foreground detection to connected components labelling. Comput. Vis. Image Underst. 114(2), 1282–1291 (2010)CrossRefGoogle Scholar
  2. 2.
    Ma, N., Bailey, D.G., Johnston, C.T.: Optimised single pass connected components analysis. In: 2008 International Conference on Field-Programmable Technology, pp. 185–192 (2008)Google Scholar
  3. 3.
    Haralick, R.M.: Some neighborhood operations. In: Onoe, M., Preston, K., Rosenfeld, A. (eds.) Real Time Parallel Computing, pp. 11–35. Springer, Heidelberg (1981). Scholar
  4. 4.
    Jeong, J., Lee, G., Lee, M., Kim, J.-G.: A single-pass connected component labeler without label merging period. J. Sig. Process. Syst. 84(2), 211–223 (2016)CrossRefGoogle Scholar
  5. 5.
    Klaiber, M.J., Bailey, D.G., Baroud, Y.O., Simon, S.: A resource-efficient hardware architecture for connected component analysis. IEEE Trans. Circ. Syst. Video Technol. 26(7), 1334–1349 (2016)CrossRefGoogle Scholar
  6. 6.
    Kolkur, S., Kalbande, D., Shimpi, P., Bapat, C., Jatakia, J.: Human skin detection using RGB, HSV and YCbCr color models. In: International Conference on Communication and Signal Processing (2016)Google Scholar
  7. 7.
    Kowalczyk, M., Przewlocka, D., Kryjak, T.: Real-time implementation of context image processing operations for 4K video stream in Zynq UltraScale+ MPSoC. In: 2018 Conference on Design and Architectures for Signal and Image Processing (2018)Google Scholar
  8. 8.
    Rachakonda, R.V., Athanas, P.M., Abbott, A.L.: High-speed region detection and labeling using an FPGA-based custom computing platform. In: Moore, W., Luk, W. (eds.) FPL 1995. LNCS, vol. 975, pp. 86–93. Springer, Heidelberg (1995). Scholar
  9. 9.
    Rosenfeld, A., Pfaltz, J.L.: Sequential operations in digital picture processing. J. ACM 13(4), 471–494 (1966)CrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.AGH University of Science and TechnologyKrakowPoland

Personalised recommendations