Skip to main content

Real-Time FPGA Implementation of Connected Component Labelling for a 4K Video Stream

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 11444))

Abstract

We present a hardware implementation in reconfigurable logic of a single-pass connected component labelling (CCL) and connected component analysis (CCA) module. The design supports a video stream in 4 pixel per clock format (4 ppc) and allows real-time processing of 4K/UHD video stream (3840\(\,\times \,\)2160 pixels) at 60 frames per second. We discuss the applied modification and simplifications and their impact on the algorithm’s performance. We verified the proposed module in an exemplary application – skin colour areas segmentation – on the ZCU 102 evaluation board with Xilinx Zynq UltraScale+ MPSoC device.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Notes

  1. 1.

    It should be noted that the blanking periods in the native format are much longer and the conversion to AXI Stream format “shortens” them. This is a result of the assumption that in AXI Stream only valid data is transferred.

References

  1. Appiah, K., Hunter, A., Dickinson, P., Meng, H.: Accelerated hardware video object segmentation: from foreground detection to connected components labelling. Comput. Vis. Image Underst. 114(2), 1282–1291 (2010)

    Article  Google Scholar 

  2. Ma, N., Bailey, D.G., Johnston, C.T.: Optimised single pass connected components analysis. In: 2008 International Conference on Field-Programmable Technology, pp. 185–192 (2008)

    Google Scholar 

  3. Haralick, R.M.: Some neighborhood operations. In: Onoe, M., Preston, K., Rosenfeld, A. (eds.) Real Time Parallel Computing, pp. 11–35. Springer, Heidelberg (1981). https://doi.org/10.1007/978-1-4684-3893-2_2

    Chapter  Google Scholar 

  4. Jeong, J., Lee, G., Lee, M., Kim, J.-G.: A single-pass connected component labeler without label merging period. J. Sig. Process. Syst. 84(2), 211–223 (2016)

    Article  Google Scholar 

  5. Klaiber, M.J., Bailey, D.G., Baroud, Y.O., Simon, S.: A resource-efficient hardware architecture for connected component analysis. IEEE Trans. Circ. Syst. Video Technol. 26(7), 1334–1349 (2016)

    Article  Google Scholar 

  6. Kolkur, S., Kalbande, D., Shimpi, P., Bapat, C., Jatakia, J.: Human skin detection using RGB, HSV and YCbCr color models. In: International Conference on Communication and Signal Processing (2016)

    Google Scholar 

  7. Kowalczyk, M., Przewlocka, D., Kryjak, T.: Real-time implementation of context image processing operations for 4K video stream in Zynq UltraScale+ MPSoC. In: 2018 Conference on Design and Architectures for Signal and Image Processing (2018)

    Google Scholar 

  8. Rachakonda, R.V., Athanas, P.M., Abbott, A.L.: High-speed region detection and labeling using an FPGA-based custom computing platform. In: Moore, W., Luk, W. (eds.) FPL 1995. LNCS, vol. 975, pp. 86–93. Springer, Heidelberg (1995). https://doi.org/10.1007/3-540-60294-1_101

    Chapter  Google Scholar 

  9. Rosenfeld, A., Pfaltz, J.L.: Sequential operations in digital picture processing. J. ACM 13(4), 471–494 (1966)

    Article  Google Scholar 

Download references

Acknowledgements

The work presented in this paper was supported by the National Science Centre project no. 2016/23/D/ST6/01389 entitled “The development of computing resources organization in latest generation of heterogeneous reconfigurable devices enabling real-time processing of UHD/4K video stream”.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Tomasz Kryjak .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Ciarach, P., Kowalczyk, M., Przewlocka, D., Kryjak, T. (2019). Real-Time FPGA Implementation of Connected Component Labelling for a 4K Video Stream. In: Hochberger, C., Nelson, B., Koch, A., Woods, R., Diniz, P. (eds) Applied Reconfigurable Computing. ARC 2019. Lecture Notes in Computer Science(), vol 11444. Springer, Cham. https://doi.org/10.1007/978-3-030-17227-5_13

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-17227-5_13

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-17226-8

  • Online ISBN: 978-3-030-17227-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics