Logarithmic VTC Design
This Chapter will present the design of two logarithmic voltage-to-time conversion elements. Both options analyzed in the previous chapter, conversion elements with and without degeneration resistors, will be designed. The design will be performed using the equations derived in the previous chapter. Simulation results for process corners, offset and Monte Carlo will be presented at the end of the chapter.
- 1.A. Abidi, H. Xu, Understanding the regenerative comparator circuit, in Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, San Jose, CA (2014), pp. 1–8Google Scholar