Abstract
ITUbee is the lightweight encryption algorithm that was proposed by the second International Symposium on lightweight encryption security and privacy in 2013. It is based on the Feistel network. We optimized S-box, round function and round constant addition. The optimized round constant is the variable which is converted from the related round number i. There is no need to allocate area resource for it. The experimental results show that the throughput of the optimized ITUbee algorithm reaches 364.695 Mb/s. The area is reduced to 10650 Slices. We studied and implemented the masking ITUbee algorithm to resist power analysis attack. The implemented performance is also compared. The area of the masking ITUbee is increased by about 4%. The clock frequency is raised from 100.291 MHz to 102.396 MHz, throughput is increased from 364.695 Mb/s to 372.349 Mb/s.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Wang, G.L., Jiang, S.S., Shen, Y.Z., Yue, L.: Improved 3-dimensional meet-in-the-middle cryptanalysis of kTANTAN32. J. Sichuan Univ. (Eng. Sci. Edn.) 45(6), 8–14 (2013)
Karakoc, F.: ITUbee: a software oriented lightweight block cipher. In: Procedings of Second International Workshop, Lightsec, Gebze, Turkey, pp. 17–27. Springer (2013)
Journault, A., Standaert, F.X.: Very high order masking: efficient implementation and security evaluation. In: International Conference on CHES, pp. 623–643. Springer (2017)
Guo, J., Peyrin, T., Poschmann, A., Robshaw, M.: The LED block cipher. In: International Conference on CHES, Nara, Japan, pp. 326–341. ACM (2011)
Liu, Z., Longa, P., Pereira, G., Reparaz, O., Seo, H.: FourQ on embedded devices with strong countermeasures against side-channel attacks. In: International Conference on CHES, pp. 665–686. Springer (2017)
Gross, H., Mangard, H., Korak, T.: An efficient side-channel protected AES implementation with arbitrary protection order. In: Cryptographers’ Track at the RSA Conference, pp. 95–112. Springer (2017)
Kundi, D.E.S., Aziz, A., Ikram, N.: Resource efficient implementation of T-Boxes in AES on Virtex-5 FPGA. Inf. Process. Lett. 110(10), 373–377 (2010)
Li, L., Zou, Y., Jiao, G.: FPGA implementation of AES algorithm resistant power analysis attacks. In: Proceedings of the 2017 the 7th International Conference on Computer Engineering and Networks, Shanghai, China, pp. 357–363 (2017)
Acknowledgement
This research is supported by the National Natural Science Foundation of China under Grant No. 61572174, Hunan Province Special Funds of Central Government for Guiding Local Science and Technology Development No. 2018CT5001, the Scientific Research fund of Hengyang Normal University with Grant No. 16CXYZ01, the Science and Technology Plan Project of Hunan Province No. 2016TP1020, Hunan Provincial Natural Science Foundation of China with Grant No. 2017JJ4001, Hengyang Normal University Experiment Programs of Learning and Innovation for Undergraduates of China No. CX1808, CX1839, Hunan Provincial Experiment Programs of Learning and Innovation for Undergraduates of China with Grant No. 2018749, Subject group construction project of Hengyang Normal University No. 18XKQ02.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this paper
Cite this paper
Cao, X., Li, L., Xie, X. (2020). Optimization and Security Implementation of ITUbee. In: Liu, Q., Mısır, M., Wang, X., Liu, W. (eds) The 8th International Conference on Computer Engineering and Networks (CENet2018). CENet2018 2018. Advances in Intelligent Systems and Computing, vol 905. Springer, Cham. https://doi.org/10.1007/978-3-030-14680-1_2
Download citation
DOI: https://doi.org/10.1007/978-3-030-14680-1_2
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-14679-5
Online ISBN: 978-3-030-14680-1
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)