Skip to main content

Memristive Hierarchical Temporal Memory

  • Chapter
  • First Online:
Deep Learning Classifiers with Memristive Networks

Abstract

This chapter covers the memristive HTM implementations on mixed-signal and analog hardware. Most of the implemented memristive systems are based on modified HTM algorithm. The HTM is often used as a feature encoding and feature extraction tool, and these features are then used with conventional nearest neighbor method for classification.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 149.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 199.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Fan D, Sharad M, Sengupta A, Roy K (2016) Hierarchical temporal memory based on spin-neurons and resistive memory for energy-efficient brain-inspired computing. IEEE Trans Neural Netw Learn Syst 27(9):1907–1919

    Article  MathSciNet  Google Scholar 

  2. Hawkins J, George D (2006) Hierarchical temporal memory: Concepts, theory and terminology. Technical report, Numenta

    Google Scholar 

  3. Hawkins J, Ahmad S, Dubinsky D (2010) Hierarchical temporal memory including htm cortical learning algorithms. Technical report, Numenta, Inc, Palto Alto. http://www.numenta.com/htmoverview/education/HTM_CorticalLearningAlgorithms.pdf

  4. Ibrayev T, Krestinskaya O, James AP (2017) Design and implication of a rule based weight sparsity module in htm spatial pooler. In: 2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS). IEEE, pp 274–277

    Google Scholar 

  5. Ibrayev T, James AP, Merkel C, Kudithipudi D (2016) A design of htm spatial pooler for face recognition using memristor-cmos hybrid circuits. In: 2016 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, pp 1254–1257

    Google Scholar 

  6. Ibrayev T, Myrzakhan U, Krestinskaya O, Irmanova A, James AP (2018) On-chip face recognition system design with memristive hierarchical temporal memory. J Intell Fuzzy Syst 34(3):1393–1402

    Article  Google Scholar 

  7. Irmanova A, Ibrayev T, James AP (2017) Discrete-level memristive circuits for htm-based spatiotemporal data classification system. IET Cyber Phys Syst Theory Appl 3(1):34–43

    Google Scholar 

  8. James AP, Fedorova I, Ibrayev T, Kudithipudi D (2017) Htm spatial pooler with memristor crossbar circuits for sparse biometric recognition. IEEE Trans Biomed Circuits Syst 11(3):640–651

    Article  Google Scholar 

  9. James A, Ibrayev T, Krestinskaya O, Dolzhikova I (2018) Introduction to memristive htm circuits. In: Memristor and Memristive Neural Networks. InTech

    Google Scholar 

  10. Krestinskaya O, James AP (2018) Feature extraction without learning in an analog spatial pooler memristive-cmos circuit design of hierarchical temporal memory. Analog Integr Circuits Signal Process 95(3):457–465

    Article  Google Scholar 

  11. Krestinskaya O, Dolzhikova I, James AP (2018) Hierarchical temporal memory using memristor networks: a survey. IEEE Trans Emerg Top Comput Intell 2(5):380–395. https://doi.org/10.1109/TETCI.2018.2838124

    Article  Google Scholar 

  12. Krestinskaya O, Ibrayev T, James AP (2018) Hierarchical temporal memory features with memristor logic circuits for pattern recognition. IEEE Trans Comput Aided Des Integr Circuits Syst 37(6):1143–1156

    Article  Google Scholar 

  13. Krestinskaya O, James AP, Chua LO (2018) Neuro-memristive circuits for edge computing: a review. arXiv preprint arXiv:1807.00962

  14. Lazzaro J, Ryckebusch S, Mahowald MA, Mead CA (1989) Winner-take-all networks of o (n) complexity. In: Advances in Neural Information Processing Systems, pp 703–711

    Google Scholar 

  15. Zyarah AM, Kudithipudi D (2015) Reconfigurable hardware architecture of the spatial pooler for hierarchical temporal memory. In: 2015 28th IEEE International System-on-Chip Conference (SOCC). IEEE, pp 143–153

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Alex Pappachen James .

Editor information

Editors and Affiliations

Chapter Highlights

Chapter Highlights

  • Most of the hardware implementations of HTM with memristive devices are based on the modification of original HTM algorithm.

  • HTM SP can be used for both: original HTM and for the extraction of meaningful features from input data in the traditional nearest neighbor classification approach.

  • Even thought several HTM implementations have been proposed in recent years [1, 8, 12], the full on-chip hardware implementation of original HTM algorithm is an open problem.

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Krestinskaya, O., Dolzhikova, I., James, A.P. (2020). Memristive Hierarchical Temporal Memory. In: James, A. (eds) Deep Learning Classifiers with Memristive Networks. Modeling and Optimization in Science and Technologies, vol 14. Springer, Cham. https://doi.org/10.1007/978-3-030-14524-8_14

Download citation

Publish with us

Policies and ethics