A Methodology for Automated Consistency Checking Between Different Power-Aware Descriptions

  • Arthur KalsingEmail author
  • Laurent Fesquet
  • Chouki Aktouf
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 530)


Meeting the requirements of low-power design is a real challenge in the semiconductor industry. In the past few years, many new methodologies have been introduced to help engineers dealing with the growing complexity of chip design. One of such methodologies is the power-intent description based on the Unified Power Format (UPF), which defines, for the first time, a structured standard language to annotate power-intent to a design. This work aims to further improve the deployment of UPF standard in the industry, proposing a methodology that enables design editing and restructuring with automatic detection of power-intent inconsistencies. This work demonstrates how to highly correlate the UPF and Hardware Description Languages (HDL) in order to track power-intent inconsistencies due to modifications in either of the descriptions. The final goal will be to offer in the long term a fully automated solution which captures the changes in HDL code and modifies the UPF accordingly (and vice-versa). A test-case is presented to illustrate the capabilities of the developed design methodology.


UPF Power-intent Low-power Consistency check Annotation Graph-based Design automation 


  1. 1.
    A. Chichignoud, F. Noyrit, L. Maillet-Contoz, F. Terrier, Use of architecture description to maintain consistency in agile processes, in Proceedings of the 5th International Conference on Model-Driven Engineering and Software Development (MODELSWARD 2017), 2015, pp. 459–466Google Scholar
  2. 2.
    C. Dejours, D. Dessors, P. Molinier, Comprendre la rsistance au changement. Doc. Mdecin Trav. 58, 112117 (1994)Google Scholar
  3. 3.
    E.W. Dijkstra, On the role of scientific thought, in Selected Writings on Computing: A Personal Perspective (Springer, New York, 1982), pp. 60–66Google Scholar
  4. 4.
    R. Fajardo, Minimal OpenRISC System on Chip user manual. (2010)Google Scholar
  5. 5.
    E. Garat, D. Coriat, E. Beign, L. Stefanazzi, Unified power format (UPF) methodology in a vendor independent flow, in 2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), Sept 2015, pp. 82–88Google Scholar
  6. 6.
    V. Gourisetty, H. Mahmoodi, V. Melikyan, E. Babayan, R. Goldman, K. Holcomb, T. Wood, Low power design flow based on unified power format and synopsys tool chain, in 2013 3rd Interdisciplinary Engineering Design Education Conference, Mar 2013, pp. 28–31Google Scholar
  7. 7.
    A. Hazra, S. Goyal, P. Dasgupta, A. Pal, Formal verification of architectural power intent. IEEE Trans. Very Large Scale Integr. VLSI Syst. 21(1), 78–91 (2013)CrossRefGoogle Scholar
  8. 8.
    IEEE Standard for Verilog Hardware Description Language, IEEE Std 1364–2005 (Revision of IEEE Std 1364–2001) (2006) pp. 0-560Google Scholar
  9. 9.
    IEEE Standard for Design and Verification of Low-Power, Energy-Aware Electronic Systems, IEEE Std 1801–2015 (Revision of IEEE Std 1801–2013), Mar 2016, pp. 1–515Google Scholar
  10. 10.
    M. Keating, D. Flynn, R. Aitken, A. Gibbons, K. Shi, Low Power Methodology Manual: For System-on-Chip Design (Springer Publishing Company, Incorporated, New York, 2007)Google Scholar
  11. 11.
    R.R. Kulkarni, S.Y. Kulkarni, Energy efficient implementation, power aware simulation and verification of 16-bit ALU using unified power format standards, in 2014 International Conference on Advances in Electronics Computers and Communications, Oct 2014, pp. 1–6Google Scholar
  12. 12.
    D. Lampret, OpenRISC 1200 IP Core Specification Rev. 0.7, (2001)Google Scholar
  13. 13.
    S. Mandal, A.B.D. Costa, A. Hazra, P. Dasgupta, B. Naware, R.M. Chunduri, S. Basu, Formal verification of power management logic with mixed-signal domains, in 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID), Jan 2017, pp. 239–244Google Scholar
  14. 14.
    A. Varanasi, Course Grained Low Power Design Flow Using UPF, Rochester Institute of Technology, Aug 2009Google Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  • Arthur Kalsing
    • 1
    Email author
  • Laurent Fesquet
    • 1
  • Chouki Aktouf
    • 2
  1. 1.Université Grenoble AlpesGrenobleFrance
  2. 2.Defacto TechnologiesGrenobleFrance

Personalised recommendations