Fault Analysis in Analog Circuits Through Language Manipulation and Abstraction

  • Enrico FraccaroliEmail author
  • Francesco Stefanni
  • Franco Fummi
  • Mark Zwolinski
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 530)


Each year automotive systems are becoming smarter thanks to their enhancement with sensing, actuation and computation features. The recent advancements in the field of autonomous driving have increased even more the complexity of the electronic components used to provide such services. ISO 26262 represents the natural response to the growing concerns in terms of the functional safety of electrical safety-related systems in this area. However, if the functional safety analysis of digital devices is quite a stable methodology, the same analysis for analog components is still in its infancy. This paper aims to explore the problem of fault analysis in analog circuits and how it can be integrated into the design processes with minimum effort. The methodology is based on analog language manipulation, analog fault instrumentation and automatic abstraction. An efficient and comprehensive flow for performing such an activity is proposed and applied to complex case studies.


Fault analysis Fault injection Analog circuits Language manipulation Analog abstraction 


  1. 1.
    S. Abughannam, L. Wu, W. Mueller, C. Scheytt, W. Ecker, C. Novello, Fault injection and mixed-level simulation for analog circuits – a case study, in ANALOG 2016; 15. ITG/GMM-Symposium (VDE, 2016), pp. 1–6Google Scholar
  2. 2.
    Accellera: Verilog-AMS Language Reference Manual (2014).
  3. 3.
    J.M. Acken, Special applications of the voting model for bridging faults. IEEE J. Solid State Circuits 29(3), 263–270 (1994)., CrossRefGoogle Scholar
  4. 4.
    S.N. Ahmadian, S.G. Miremadi, Fault injection in mixed-signal environment using behavioral fault modeling in Verilog-A, in Proceedings of the IEEE International Workshop on Behavioral Modeling and Simulation, BMAS (IEEE, 2010), pp. 69–74.,
  5. 5.
    M.J. Barragan, H.G. Stratigopoulos, S. Mir, H. Le-Gall, N. Bhargava, A. Bal, Practical simulation flow for evaluating analog/mixed-signal test techniques. IEEE Des. Test 33(6), 46–54 (2016)., CrossRefGoogle Scholar
  6. 6.
    C. Bauer, A. Frink, R. Kreckel, Introduction to the GiNaC framework for symbolic computation within the C++ programming language. J. Symb. Comput. 33(1), 1–12 (2002)., MathSciNetCrossRefGoogle Scholar
  7. 7.
    N. Bombieri, M. Ferrari, F. Fummi et al., HIFSuite: tools for HDL code conversion and manipulation. EURASIP JES 2010(1), 1–20 (2010)Google Scholar
  8. 8.
    M. Born, J. Favaro, O. Kath Application of ISO DIS 26262 in practice, in Proceedings of the 1st Workshop on Critical Automotive applications Robustness & Safety – CARS’10 (ACM Press, New York, 2010), p. 3.,
  9. 9.
    Y.J. Chang, C.L. Lee, J.E. Chen, C. Su, Behavior-level fault model for the closed-loop operational amplifier. J. Inf. Sci. Eng. 16(5), 751–766 (2000)Google Scholar
  10. 10.
    A. Fin, F. Fummi, Laerte++: An object oriented high-level tpg for systemc designs, in Languages for System Specification: Selected Contributions on UML, SystemC, System Verilog, Mixed-Signal Systems, and Property Specification from FDL’03, ed. by C. Grimm (Springer, Boston, 2004), pp. 105–117. CrossRefGoogle Scholar
  11. 11.
    C. Henderson, J. Soden, C. Hawkins, The behavior and testing implications of Cmos Ic logic gate open circuits, in 1991, Proceedings. International Test Conference, vol. 1 (IEEE, 1991), p. 302,
  12. 12.
    M. Hillenbrand, M. Heinz, K.D. Müller-Glaser, N. Adlery, J. Matheisz, C. Reichmannz, An approach for rapidly adapting the demands of ISO/DIS 26262 to electric/electronic architecture modeling, in Proceedings of the International Workshop on Rapid System Prototyping (IEEE, 2010), pp. 1–7,
  13. 13.
    ISO: ISO/DIS 26262 – Road vehicles – Functional safety. Technical report, Geneva (2011).
  14. 14.
    K. Ken, H. Chang, Top-Down Design and Verification of Mixed-Signal Circuits, Planet Analog, 28 June 2005, pp. 1–8Google Scholar
  15. 15.
    R. Leveugle, A. Ammari, Early SEU fault injection in digital, analog and mixed signal circuits: a global flow, in Proceedings – Design, Automation and Test in Europe Conference and Exhibition, vol. 1 (The IEEE Computer Society, 2004), pp. 590–595,
  16. 16.
    M. Lora, S. Vinco, E. Fraccaroli, D. Quaglia, F. Fummi, Analog models manipulation for effective integration in smart system virtual platforms, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(2), 378–391 (2018)., CrossRefGoogle Scholar
  17. 17.
    N. Nagi, A. Chatterjee, J.A. Abraham, Fault simulation of linear analog circuits. Analog Integr. Circ. Sig. Process 4(3), 245–260 (1993)., CrossRefGoogle Scholar
  18. 18.
    R. Rana, M. Staron, C. Berger, J. Hansson, M. Nilsson, F. Törner, Increasing Efficiency of ISO 26262 Verification and Validation by Combining Fault Injection and Mutation Testing with Model Based Development, in Proceedings of the International Conference on Software Engineering and Applications (ICSOFT-EA), Oct 2015 (SciTePress - Science and and Technology Publications, 2013), p. 12,
  19. 19.
    Scheffer, L., Lavagno, L., Martin, G.: EDA for IC Implementation, Circuit Design, and Process Technology (CRC Press, Boca Raton, 2006)Google Scholar
  20. 20.
    A. Singhee, R.A. Rutenbar, Statistical blockade: very fast statistical simulation and modeling of rare circuit events and its application to memory design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(8), 1176–1189 (2009)., CrossRefGoogle Scholar
  21. 21.
    S. Sunter, Closing the loop between analog design and test, in 2016 IEEE International Symposium on Circuits and Systems (ISCAS), (IEEE, 2016), pp. 894–897.
  22. 22.
    S. Sunter, K. Jurga, P. Dingenen, R. Vanhooren, Practical random sampling of potential defects for analog fault simulation, in 2014 International Test Conference, vol. 2015-Febru. (IEEE, 2014), pp. 1–10.,
  23. 23.
    H. Vierhaus, W. Meyer, U. Glaser, CMOS bridges and resistive transistor faults: IDDQ versus delay effects, in Proceedings of IEEE International Test Conference – (ITC) (IEEE, 1993), pp. 83–91.

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  • Enrico Fraccaroli
    • 1
    Email author
  • Francesco Stefanni
    • 2
  • Franco Fummi
    • 1
  • Mark Zwolinski
    • 3
  1. 1.Department of Computer ScienceUniversity of VeronaVeronaItaly
  2. 2.EDALAB s.r.l.VeronaItaly
  3. 3.ECSUniversity of SouthamptonSouthamptonUK

Personalised recommendations