Skip to main content
SpringerLink
Log in

A Novel Design and Implementation of Imaging Chip Using AXI Protocol for MPSOC on FPGA

  • Conference paper
  • First Online:
Book cover Intelligent Systems in Cybernetics and Automation Control Theory (CoMeSySo 2018)

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 860))

Included in the following conference series:

  • 713 Accesses

Abstract

The medical images are the main source for analysis of diseases. These images are having visual quality (VQ) issues like contrast, glare, noise etc, which restricts the proper analysis of disease. In order to overcome these image related issues, various techniques are presented in last decade. Digital image enhancement (IE) is the technique which improves the VQ of the image. The IE converts the desired image as image with particular VQ for an application. This paper introduces a novel approach of IE using Field Programmable Gate Array (FPGA) by implementing the different algorithms (brightness control, contrast adjustment, thresholding, negative transformation, filtering) for brain imaging. The proposed IE technique implements the Multi-Processor System on Chip (MPSoC) over FPGA. The MPSoC is distinct computer architecture while FPGA is hardware where the image processing algorithms can be implemented properly. The proposed IE methodology assures the low cost system with high accuracy. The proposed technique is incorporated with Advanced Microcontroller Bus Architecture (AMBA) which provides the interface for communication among master and slave module.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Daboczi, T., Bako, T.B.: Inverse filtering of optical images. IEEE Trans. Instrum. Meas. 50(4), 991–999 (2001)

    Article  Google Scholar 

  2. Stark, J.A.: Adaptive image contrast enhancement using generalizations of histogram equalization. IEEE Trans. Image Process. 9(5), 889–896 (2000)

    Article  Google Scholar 

  3. Menacer, M., Aroussi, A., Guendouz, C.: Adaptive contrast enhancement method for typical histogram configuration. Electron. Lett. 35(15), 22 (1999)

    Article  Google Scholar 

  4. Chen, T., Ren, H.: Application of partition-based median type filters for suppressing noise in images. IEEE Trans. Image Process. 10(6), 829–836 (2001)

    Article  Google Scholar 

  5. Spears, W.M.: Evolutionary Algorithm. Springer, Heidelberg (2000)

    Book  Google Scholar 

  6. Goldberg, D.E.: Genetic Algorithm in Search, Optimization and Machine Learning. Addison Wesley, Boston (1989)

    MATH  Google Scholar 

  7. Schettini, R., Corchs, S.: Underwater image processing: state of the art of restoration and image enhancement methods. EURASIP J. Adv. Signal Process. 2010(1), 746052 (2010)

    Google Scholar 

  8. Jarrett, D.P., Habets, E.A.P., Naylor, P.A.: Introduction. Theory and Applications of Spherical Microphone Array Processing, pp. 1–10. Springer, Cham (2017)

    Google Scholar 

  9. Oliyide, O.A., et al.: Image enhancement in digital image processing. U.S. Patent No. 5,978,518, 2 November 1999

    Google Scholar 

  10. Davidson, M., Kaufman, K., Mazor, I.: Method of image enhancement for the coherence probe microscope with applications to integrated circuit metrology. U.S. Patent No. 5,112,129, 12 May 1992

    Google Scholar 

  11. Krupinski, E.A., et al.: Differential use of image enhancement techniques by experienced and inexperienced observers. J. Digit. Imag. 18(4), 311–315 (2005)

    Article  Google Scholar 

  12. Pratt, W.: Digital Image Processing. Wiley, New York (2001)

    Book  Google Scholar 

  13. Chanda, B., Majumder, D.D.: Digital Image Processing and Analysis. Prentice-Hall of India Pvt. Ltd., New Delhi (2002)

    Google Scholar 

  14. Jr. Weeks, R.W.: Fundamental of Electronic Image Processing. SPIE Press, Bellingham (1996)

    Google Scholar 

  15. Jain, A.K.: Fundamentals of Digital Image Processing. Prentice Hall, Englewood Cliffs (1989)

    MATH  Google Scholar 

  16. Haralick, R.M., Shapiro, L.G.: Computer and Robot Vision, vol. 1. Addison Wesley, Reading (1992)

    Google Scholar 

  17. Park, G.-H., Cho, H.-H.: A contrast enhancement method using dynamic range separate histogram equalization. IEEE Trans. Commun. Netw. Broadcast. 54, 1981–1987 (2008)

    Google Scholar 

  18. Kim, Y.-T.: Contrast enhancement using brightness preservation bi-histogram equalization. IEEE Trans. Commun. Netw. Broadcast. 43, 1–8 (1997)

    Google Scholar 

  19. Chen, S.-D., Ramli, A.R.: Contrast enhancement using recursive mean-separate histogram equalization for scalable brightness preservation. IEEE Trans. Commun. Netw. Broadcast. 49, 1301–1309 (2003)

    Google Scholar 

  20. Kim’s, M.C.: Recursively separate and weighted histogram equalization for brightness preservation and contrast enhancement. IEEE Trans. Commun. Netw. Broadcast. 54, 1389–1397 (2008)

    Google Scholar 

  21. Reza, A.M.: Realization of the contrast limited adaptive histogram equalization (CLAHE) for real-time image enhancement. J. VLSI Signal Process. 38(1), 35–44 (2004)

    Article  Google Scholar 

  22. Salcic, Z., Sivaswamy, J.: IMECO: a reconfigurable FPGA-based image enhancement co-processor framework. In: TENCON 1997, IEEE Region 10 Annual Conference. Speech and Image Technologies for Computing and Telecommunications, Proceedings of IEEE, vol. 1. IEEE (1997)

    Google Scholar 

  23. Jung, Y.H., et al.: Design of real-time image enhancement preprocessor for CMOS image sensor. IEEE Trans. Consum. Electr. 46(1), 68–75 (2000)

    Article  Google Scholar 

  24. Long, J., Cui, X., Yu, D.: An adaptive edge enhancement algorithm and hardware implementation. In: 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC). IEEE (2010)

    Google Scholar 

  25. Guo, Z., Xu, W., Chai, Z.: Image edge detection based on FPGA. In: 2010 Ninth International Symposium on Distributed Computing and Applications to Business Engineering and Science (DCABES). IEEE (2010)

    Google Scholar 

  26. Sree, V.K., Rao, P.S.: Hardware implementation of enhancement of retinal fundus image using simulink. In: 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia). IEEE (2013)

    Google Scholar 

  27. AlAli, M.I., Mhaidat, K.M., Aljarrah, I.A.: Implementing image processing algorithms in FPGA hardware. In: 2013 IEEE Jordan Conference on Applied Electrical Engineering and Computing Technologies (AEECT). IEEE (2013)

    Google Scholar 

  28. Akkala, V., et al.: FPGA based ultrasound backend system with image enhancement technique. In: Biosignals and Biorobotics Conference (2014): Biosignals and Robotics for Better and Safer Living (BRC), 5th ISSNIP-IEEE. IEEE (2014)

    Google Scholar 

  29. Yen, J.-C., et al.: Modified contrast enhancement algorithm and its hardware design for real-time applications. In: 2014 International Symposium on Computer, Consumer and Control (IS3C). IEEE (2014)

    Google Scholar 

  30. Chiuchisan, I.: An approach to the Verilog-based system for medical image enhancement. In: E-Health and Bioengineering Conference (EHB) 2015. IEEE (2015)

    Google Scholar 

  31. Singh, M., et al.: FPGA based implementation of real-time image enhancement algorithms for Electro-Optical surveillance systems. In: 2015 12th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON). IEEE (2015)

    Google Scholar 

  32. Nelakuditi, U.R., Naresh Babu, M., Narayana Bhagirath, T.: Efficient real time hardware co-simulation for image enhancement applications. In: 2015 2nd International Conference on Electronics and Communication Systems (ICECS). IEEE (2015)

    Google Scholar 

  33. Nithyananda, C.R., Ramachandra, A.C.: Review on histogram equalization based image enhancement techniques. In: International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT). IEEE (2016)

    Google Scholar 

  34. Sharumathi, K., Priyadharsini, R.: A survey on various image enhancement techniques for underwater acoustic images. In: International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT). IEEE (2016)

    Google Scholar 

  35. Jarande, S.S., Kadbe, P.K., Bhagat, A.W.: Comparative analysis of image enhancement techniques. In: International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT). IEEE (2016)

    Google Scholar 

  36. Alareqi, M., et al.: Design and FPGA implementation of Real-Time Hardware Co-Simulation for image enhancement in biomedical applications. In: 2017 International Conference on Wireless Technologies, Embedded and Intelligent Systems (WITS). IEEE (2017)

    Google Scholar 

  37. Su, H., Jung, C.: Low light image enhancement based on two-step noise suppression. In: 2017 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP). IEEE (2017)

    Google Scholar 

  38. Shirodkar, S.U.: Image resolution enhancement using various wavelet transform. Int. J. Adv. Sci. Eng. Technol. 1(3) (2014). ISSN 2321-9009

    Google Scholar 

  39. Piao, Y., Shin, I., Park, H.W.: Image resolution enhancement using inter-subb and correlation in wavelet domain. In: Proceedings of International Conference Image Process, vol. 1, pp. I-445–448 (2007)

    Google Scholar 

  40. Carey, W.K., Chuang, D.B., Hemami, S.S.: Regularity preserving image interpolation. IEEE Trans. Image Process. 8(9), 1295–1297 (1999)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, BMS College of Engineering, Bengaluru, India

    H. R. Archana & K. S. Vasundara Patel

Authors
  1. H. R. Archana
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. K. S. Vasundara Patel
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to H. R. Archana .

Editor information

Editors and Affiliations

  1. Faculty of Applied Informatics, Tomas Bata University in Zlin, Zlin, Czech Republic

    Radek Silhavy

  2. Faculty of Applied Informatics, Tomas Bata University in Zlin, Zlin, Czech Republic

    Petr Silhavy

  3. Faculty of Applied Informatics, Tomas Bata University in Zlin, Zlin, Czech Republic

    Zdenka Prokopova

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Archana, H.R., Vasundara Patel, K.S. (2019). A Novel Design and Implementation of Imaging Chip Using AXI Protocol for MPSOC on FPGA. In: Silhavy, R., Silhavy, P., Prokopova, Z. (eds) Intelligent Systems in Cybernetics and Automation Control Theory. CoMeSySo 2018. Advances in Intelligent Systems and Computing, vol 860. Springer, Cham. https://doi.org/10.1007/978-3-030-00184-1_5

Download citation

Publish with us

Policies and ethics

Search

Navigation