Stackable Wafer-Level Analog Chip-Scale Package

  • Shichun Qu
  • Yong Liu


Stacking is a trend that has brought and still brings excitements to the semiconductor packaging societies. While the main driving force for the stacked package has been high level of integration and smaller package footprint, improvement of electrical performance due to the shortened path of signal transmission and power distribution is also frequently referred. Though it is relatively rare, improvement of overall thermal performance is occasionally mentioned as well. More frequently, heat dissipation is one of the mostly concerned areas for the stacked package. Cost of manufacturing the 3D structure seems to be the main hurdle for wider adoptions of the more aggressive 3D package concepts.


Solder Bump Wire Bond Wafer Bonding Flip Chip Bosch Process 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Moore, G.E.: Cramming more components onto integrated circuits. Electronics Magazine, p. 4. (1965). Retrieved 2006-11-11Google Scholar
  2. 2.
    Doe, P.: Bosch: deep etch tools on target for 100μm/min throughput in 2-3 years. Solid State Technology (2013)Google Scholar
  3. 3.
    Allan, R.: 3D IC technology delivers the total package. Electronic Design (2012)Google Scholar
  4. 4.
    Katske, H., Damberg, P., Bang, K.M.: Next generation PoP for processor and memory stacking. ECN, March 2010Google Scholar
  5. 5.
    Solberg, V., Gary, G.: Performance evaluations of stacked CSP memory modules. Electronics Manufacturing Technology Symposium (2004). IEEE/CPMT/SEMI 29th International, August 1, 2010Google Scholar
  6. 6.
    Leng, R.J.: The secrets of PC memory, December 2007.
  7. 7.
    JEDEC Publication 95-4.22. Package-on-package design guide standardGoogle Scholar
  8. 8.
    Solberg, V.: Achieving cost and performance goals using 3D semiconductor packaging. Solid State Technology, August 1, 2010Google Scholar
  9. 9.
    IFTLE 24 IMAPS National Summary Part 1—3D Highlights. Solid State Technology, November 20, 2010Google Scholar
  10. 10.
    Tummala, R.R., Swaminathan, M.: System on Package: Miniaturization of the Entire System pp. 127~137 (2008)Google Scholar
  11. 11.
    Christensen, C., Kersten, P., Henke, S., Bouwstra, S.: Wafer through-hole interconnects with high vertical wiring densities. IEEE Trans. Compon. Packaging Manuf. Technol. A 19, 516 (1996)CrossRefGoogle Scholar
  12. 12.
    Gupta, S., Hilbert, M., Hong, S., Patti, R.: Techniques for producing 3DICs with high-density interconnect. In: Proceedings of the 21st International VLSI Multilevel Interconnection Conference, Waikoloa Beach, HI, pp. 93~97 (2004)Google Scholar
  13. 13.
    Hsu, D., Chan, J., Yen, C. (2010) TSV manufacturing technology integration. Semiconductor Technology (Taiwan), May 2010Google Scholar
  14. 14.
    Mannava, S.R., Cooper Jr. E.B.: Laser-assisted chemical vapor deposition, US Patent 5,174,826, December 1991Google Scholar
  15. 15.
    Williams, K.L.: Laser-assisted CVD fabrication and characterization of carbon and tungsten microhelices for microthrusters, Acta Universitatis Upsaliensis, Uppsala. ISBN 91-554-6480-7Google Scholar
  16. 16.
    Greenberg, M., Bansal, S.: Wide I/O driving 3-D with through-silicon vias. EE Times, February 2012Google Scholar
  17. 17.
    Euronymous: 3D integration: a revolution in design. Real World Technologies, May 2007Google Scholar
  18. 18.
    Dally, W.J.: Future directions for on-chip interconnection networks, p. 17. Computer Systems Laboratory Stanford University (2006)
  19. 19.
    Woo, D.H., Seong, N.H., Lewis, D.L., Lee, H.S.: An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth. In: Proceedings of the 16th International Symposium on High-Performance Computer Architecture, Bangalore, India, pp. 429–440, January, 2010.Google Scholar
  20. 20.
    Kim, D.H., Mukhopadhyay, S., Lim, S.K.: Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs. In: Proceedings of International Workshop on System-Level Interconnect Prediction, pp. 85–92 (2009)Google Scholar
  21. 21.
    SEMI International Standards Program Forms 3D Stacked IC Standards Committee. SEMI press release December 7, 2010Google Scholar
  22. 22.
    Bartek, M., Sinaga, S.M., Zilber, G., et al.: Shellcase-type wafer-level-packaging solutions: RF characterization and modeling, IWLPC, October 2004Google Scholar
  23. 23.
    Humpston, G.: Setting a new standard for through-silicon via reliability, Electronic Design, October 2009Google Scholar
  24. 24.
    Robert, D., Gilleo, K., Kuisma, H.: 3D WLP of MEMS: market drivers and technical challenges. Advanced Packaging, February 2009Google Scholar

Copyright information

© Springer Science+Business Media New York 2015

Authors and Affiliations

  • Shichun Qu
    • 1
  • Yong Liu
    • 2
  1. 1.Fairchild SemiconductorSan JoseUSA
  2. 2.Fairchild SemiconductorSouth PortlandUSA

Personalised recommendations