Abstract
This chapter describes a set of common techniques than can be used to manage or mitigate thermal issues in an embedded system using software. Most techniques described in this chapter require hardware support, which varies by processor, but tend to use similar patterns. Those patterns are described here.
Quality is never an accident; it is always the result of high intention, sincere effort, intelligent direction and skillful execution; it represents the wise choice of many alternatives.
Willa A. Foster.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Mushah, A., Dykstra, A.: Power-Management Techniques for OMAP35x Applications Processors. Texas Instruments, Dallas (2013)
Wirnshofer, M.: Variation-Aware Adaptive Voltage Scaling for Digital CMOS Circuits. Springer, Dordrecht (2013)
Shrivastava, A., Silpa, B.V.N., Gummidipudi, K.: Power-Efficient System Design. Springer, New York (2010)
ARM926EJ-S Technical Reference Manual. ARM Limited (2008)
Ieong, M., Doris, B., Kedzierski, J., Rim, K., Yang, M.: Silicon device scaling to the sub-10-nm regime. Science 306, 20572060 (2004)
Hu, Z., Buyuktosunoglu, A., Srinivasan, V., Zyuban, V., Jacobson, H., Bose, P.: Microarchitectural techniques for power gating of execution units. In: Proceedings of the 2004 International Symposium on Low Power Electronics and Design, pp. 32–37. ACM, New York (2004)
Kim, S., Kosonocky, S.V., Knebel, D.R.: Understanding and minimizing ground bounce during mode transition of power gating structures. In: Proceedings of the 2003 International Symposium on Low Power Electronics and Design, pp. 22–25. ACM, New York (2003)
Agarwal, K., Nowka, K., Deogun, H., Sylvester, D.: Power gating with multiple sleep modes. In: Proceedings of the 7th International Symposium on Quality Electronic Design, pp. 633–637. IEEE Computer Society, Washington (2006)
Jiang, H., Marek-Sadowska, M., Nassif, S.R.: Benefits and costs of power-gating technique. In: IEEE International Conference on Computer Design: VLSI in Computers and Processors, ICCD 2005, pp. 559–566 (2005)
Kim, S., Kosonocky, S.V., Knebel, D.R., Stawiasz, K.: Experimental measurement of a novel power gating structure with intermediate power saving mode. In: Proceedings of the 2004 International Symposium on Low Power Electronics and Design, ISLPED 04, pp. 20–25. Newport Bearch (2004)
Usami, K., Ohkubo, N.: A design approach for fine-grained run-time power gating using locally extracted sleep signals. In: International Conference on Computer Design, ICCD 2006, pp. 155–161 (2006)
Singh, H., Agarwal, K., Sylvester, D., Nowka, K.J.: Enhanced leakage reduction techniques using intermediate strength power gating. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, pp. 1215–1224 (2007)
Kim, S., Kosonocky, S.V., Knebel, D.R., Stawiasz, K., Papaefthymiou, M.C.: A multi-mode power gating structure for low-voltage deep-submicron CMOS ICs. In: IEEE Transactions on Circuits and Systems II: Express. Briefs, vol. 54, pp. 586–590 (2007)
Restle, P.J., McNamara, T.G., Webber, D.A., Camporese, P.J., Eng, K.F., Jenkins, K.A., Allen, D.H., Rohn, M.J., Quaranta, M.P., Boerstler, D.W., Alpert, C.J., Carter, C.A., Bailey, R.N., Petrovick, J.G., Krauter, B.L., McCredie, B.D.: A clock distribution network for microprocessors. IEEE J. Solid-State Circuits 36, 792–799 (2001)
Chiou, D.-S., Chen, S.-H., Chang, S.-C., Yeh, C.: Timing driven power gating. In: Proceedings of the 43rd annual design automation conference, pp. 121–124. ACM, New York (2006)
Semeraro, G., Magklis, G., Balasubramonian, R., Albonesi, D.H., Dwarkadas, S., Scott, M.L.: Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. In: Proceedings of Eighth International Symposium on High-Performance Computer Architecture, pp. 29–40 (2002)
Choi, K., Soma, R., Pedram, M.: Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. vol. 24, pp. 18–28 (2005)
Choi, K., Dantu, K., Cheng, W.-C., Pedram, M.: Frame-based dynamic voltage and frequency scaling for a MPEG decoder. In: Proceedings of the 2002 IEEE/ACM International Conference on Computer-Aided Design, pp. 732–737. ACM, New York (2002)
Magklis, G., Scott, M.L., Semeraro, G., Albonesi, D.H., Dropsho, S.: Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor. SIGARCH Comput. Archit. News 31, 14–27 (2003)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2014 Springer Science+Business Media New York
About this chapter
Cite this chapter
Benson, M. (2014). Techniques: Putting the Silicon to Work. In: The Art of Software Thermal Management for Embedded Systems. Springer, New York, NY. https://doi.org/10.1007/978-1-4939-0298-9_4
Download citation
DOI: https://doi.org/10.1007/978-1-4939-0298-9_4
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4939-0297-2
Online ISBN: 978-1-4939-0298-9
eBook Packages: EngineeringEngineering (R0)