Skip to main content

Implementation of combinational circuits

  • Chapter
Design of Logic Systems
  • 341 Accesses

Abstract

Most of the design techniques we have encountered so far have been essentially technology-independent in that the sum-of-products or productof-sums forms represent AND/OR or OR/AND two-level circuits. In practice there are a large number of ways of implementing logic functions using commercially available components. These range from individual gates in the form of SSI components, through MSI components such as decoders and multiplexers, to semi-custom and custom VLSI circuits. In the context of semi-custom design, we may again have the choice of expressing a circuit description at ‘gate level’ or using the higher-level subcircuits provided as macrocell or standard cell library components. Moreover, by designing for a particular technology it is often possible to product a more viable and economic circuit. In this chapter we shall consider a range of implementation techniques and, where appropriate, the attendant design philosophy. We shall confine ourselves here to relatively ‘small’ designs, the additional problems of managing the complexity of large-scale designs being left to a later chapter. The use of logic simulation as a means of design verification is introduced, together with the need for logic circuit testing.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References and Bibliography

  1. Grisamore, N.T., Rotolo, L.S. and Uyehara, G.Y. (1958) Logical design using the stroke function. IRE Trans. Electronic Comput., EC7, 181–3.

    Google Scholar 

  2. Earle, J. (1960) Synthesizing minimal stroke and dagger functions. IRE Trans. Circuit Theory, CT7, 144–54.

    Google Scholar 

  3. Brayton, R.K., Hachtel, G.D. and Sangiovanni-Vincentelli, A.L. (1990) Multilevel logic synthesis. Proc. IEEE, 78 (2), 264–300.

    Google Scholar 

  4. Kintner, P.M. (1959) Dual polarity logic as a design tool. IRE Trans. Electron Comput., EC8, 227–8.

    Google Scholar 

  5. Prosser, F. and Winkel, D. (1977) Mixed logic leads to maximum clarity with minimum hardware. Computer Design, 16 (5), 111–7.

    Google Scholar 

  6. Yau, S.S. and Tang, C.K. (1970) Universal logic modules and their applications. IEEE Trans. Comp., C19, 141–9.

    Article  MATH  Google Scholar 

  7. Hope, G. (1981) Integrated Devices in Digital Circuit Design, Wiley.

    Google Scholar 

  8. Dunlop, J. and Girma, D. (1989) Semicustom ASIC design facility based on logic cell arrays. Microprocessors and Microsystems, 13 (5), 328–36.

    Google Scholar 

  9. Hayes, J.P. (1988) Computer Architecture and Organisation, McGraw-Hill.

    Google Scholar 

  10. Kramme, F. (1970) Standard read-only memories simplify complex logic design. Electronics, 43, 89–95.

    Google Scholar 

  11. Deitmeyer, D.L. (1988) Logic Design of Digital Systems, Allyn & Bacon.

    Google Scholar 

  12. Kobylarz, T. and Al-Najjar, A. (1979) An examination of the cost functions for programmable logic arrays. IEEE Trans. Comp., C28, 586–90.

    Article  Google Scholar 

  13. Fleisher, H. and Maissel, L.I. (1975) An introduction to array logic. IBM J. Res. Dev., Mar., 98–109.

    Google Scholar 

  14. Sasao, T. (1981) Multiple-valued decomposition of generalised Boolean functions and the complexity of programmable logic arrays. IEEE Trans. Comp., C30 (9), 635–43.

    Article  MATH  Google Scholar 

  15. Russell, G. (ed) (1985) CAD for VLSI,Van Nostrand Reinhold.

    Google Scholar 

  16. Hachtel, G. et al. (1982) An algorithm for optimal PLA folding. IEEE Trans. CAD, CAD! (2), 63–77.

    Google Scholar 

  17. Huffman, D.A. (1957) The design and use of hazard-free switching circuits. J. Ass. Comput. Mach., 4, 47–62.

    Article  MathSciNet  Google Scholar 

  18. Eichelberger, E.B. Hazard detection in combinational and sequential switching circuits. IBM J. Res. Dev.,9 Jan., 90–9.

    Google Scholar 

  19. McCluskey, E.J. (1986) Logic Design Principles: With Emphasis on Testable Semicustom Circuits, Prentice-Hall.

    Google Scholar 

  20. Russell, G. and Sayers, I.L. (1989) Advanced Simulation and Test Methodologies for VLSI Design, Van Nostrand Reinhold.

    Google Scholar 

  21. Brewer, M.A. (ed) (1977) Digital System Design Automation: Languages, Simulation and Database, Pitman.

    Google Scholar 

  22. Miczo, A. (1987) Digital Logic Testing and Simulation, Wiley.

    Google Scholar 

  23. McDermott, R.M. (1983) The design of an advanced logic simulator. Byte, April, 398–438.

    Google Scholar 

  24. Hayes, J.P. (1986) Digital simulation with multiple logic values. IEEE Trans. CAD, CADS (2), 274–83.

    Google Scholar 

  25. Flake, P.L. et al. (1983) An algebra for logic strength simulation, in Proc. 20th IEEE Design Automation Conf.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1992 D. Lewin and D. Protheroe

About this chapter

Cite this chapter

Lewin, D., Protheroe, D. (1992). Implementation of combinational circuits. In: Design of Logic Systems. Springer, Boston, MA. https://doi.org/10.1007/978-1-4899-6856-2_5

Download citation

  • DOI: https://doi.org/10.1007/978-1-4899-6856-2_5

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-412-42890-6

  • Online ISBN: 978-1-4899-6856-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics