Abstract
In chapter 4 we saw an example of the use of parallel functional units in the IBM System/360 Model 91. In this machine the parallelism was introduced as a means of enhancing the performance of a processor at the top end of a range of general purpose computers. In the case of the CDC 6600, performance was the principal criterion of the design, and as we saw in chapter 2, the use of parallel functional units with an instruction set capable of exploiting this parallelism was a key feature. In this chapter we shall consider the design of the CDC 6600 central processor, with particular emphasis on the Scoreboard, the mechanism used to control the operation of these functional units. We shall then go on to consider some of the design modifications introduced in the CDC 7600, the successor to the 6600. Limitations inherent in the architectures of both the 6600 and 7600 led to the design of the CRAY-1, which we shall consider in chapter 7.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1989 Roland N. Ibbett and Nigel P. Topham
About this chapter
Cite this chapter
Ibbett, R.N., Topham, N.P. (1989). Parallel Functional Units. In: Architecture of High Performance Computers. Springer, New York, NY. https://doi.org/10.1007/978-1-4899-6712-1_6
Download citation
DOI: https://doi.org/10.1007/978-1-4899-6712-1_6
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4899-6714-5
Online ISBN: 978-1-4899-6712-1
eBook Packages: Springer Book Archive