Advertisement

Parametrised Neural Network Design and Compilation into Hardware

  • Wayne Luk
  • Adrian Lawrence
  • Vincent Lok
  • Ian Page
  • Richard Stamper

Abstract

Most artificial neural networks consist of one or more arrays of components, each of which is obtained by replicating a few simple processing elements connected together in a uniform manner. This paper illustrates the use of Ruby, a language of relations and functions, for describing such networks and for implementing them in hardware. Our objective is to enable designs to be rapidly realised and evaluated.

Keywords

Parallel Composition Sequential Circuit Simple Processing Element Repeated Composition Neural Network Hardware 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Algotronix Limited, CAL 1024 Datasheet, 1990.Google Scholar
  2. Baji, T. and Inouchi, H., “Systolic Processor Elements for a Neural Network”, US Patent 5,091,864, 25 February 1992.Google Scholar
  3. Boser, B.E., Sackinger, E., Bromley, J., IeCun, Y. and Jackel, L.D., “Hardware Requirements for Neural Network Pattern Classifiers”, IEEE Micro, February Issue, pp. 32–40, 1992.Google Scholar
  4. Cox, CE. and Blanz, W.E., “Ganglion — A Fast Field-Programmable Gate Array Implementation of a Connectionist Classifier”, IEEE J. Solid-State Circuits, vol. 27, pp. 288–299, 1992.CrossRefGoogle Scholar
  5. Holt, J.L. and Hwang, J.N., “Finite Precision Error Analysis of Neural Network Hardware”, to appear in IEEE Trans. Neural Networks, 1992.Google Scholar
  6. Jones, G. and Sheeran, M., “Circuit Design in Ruby”, in Formal Methods for VLSI Design, J. Staunstrup (ed), North-Holland, pp. 13–70, 1990.Google Scholar
  7. Luk, W., “Systematic Serialisation of Array-Based Architectures”, to appear in Integration, Special Issue on Algorithms and VLSI Architectures, 1992.Google Scholar
  8. Luk, W. and Page, L., “Parametrising Designs for FPGAs”, in FPGAs, W. Moore and W. Luk (ed), Abingdon EE&CS Books, pp. 284–295, 1991.Google Scholar
  9. Murray, A.F., Smith, A.V.W. and Butler, Z.F., “Bit-Serial Neural Networks”, Proc.BIPSConf., pp. 573–583, 1987.Google Scholar
  10. Skubiszewski, M., “A Hardware Emulator for Binary Neural Networks”, Proc. FPL 92, Vienna, 1992.Google Scholar
  11. Tesauro, G. and Janssens, B., “Scaling Relationships in Back-Propagation Learning”, Complex Systems, vol. 2, pp. 39–84, 1988.MATHGoogle Scholar

Copyright information

© Springer Science+Business Media New York 1994

Authors and Affiliations

  • Wayne Luk
  • Adrian Lawrence
  • Vincent Lok
  • Ian Page
  • Richard Stamper

There are no affiliations available

Personalised recommendations