SystemVerilog Arrays, Structures and Unions
SystemVerilog adds several enhancements to Verilog for representing large amounts of data. The Verilog array constructs are extended both in how data can be represented and for operations on arrays. Structure and union data types have been added to Verilog as a means to represent collections of variables.
KeywordsData Type Packed Structure Array Wire Packed Array Sparse Array
Unable to display preview. Download preview PDF.