Skip to main content

Minimum Realization of Reduced-Order High-Speed Interconnect Macromodels

  • Chapter

Abstract

This paper presents a new algorithm for efficiently combining the process of model-reduction of high-speed interconnect subnetworks with nonlinear simulation. The proposed algorithm guarantees the number of states required during macromodel synthesis from reduced-order frequency-domain matrix-transfer functions to be minimum. Macromodels thus generated are both controllable and observable. In addition, the proposed algorithm can be used in conjunction with any of the existing model-reduction techniques. Examples are presented to demonstrate the efficiency of the proposed algorithm compared to previously published techniques.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. H. Bakoglu, “Circuits, Inteconnectins and packaging for VlSI”, Addison-Wesley, Reading MA, 1990.

    Google Scholar 

  2. S. Y. Kim, N. Gopal, and L. T. Pillage, “Time-domain macromodels for VLSI interconnects analysis”, IEEE T-CAD, vol. 13, pp. 1257–1270, Oct. 94.

    Google Scholar 

  3. J. Vlach and K. Singhal, Computer Mathods for Circuit Analysis and Design. NY: Van Nostrand Reinhold Wiley and Sons Inc., 83.

    Google Scholar 

  4. L. T. Pillage and R. Rohrer, “Asymptotic waveform evaluation for timing analysis,” IEEE T-CAD vol. 9, pp. 352–366, Apr. 1990.

    Article  Google Scholar 

  5. T. Tang and M. Nakhla, “Analysis of high-speed VLSI interconnect using the asymptotic waveform evaluation technique,” IEEE T-CAD, vol 11, pp. 2107–2116 Mar. 92.

    Google Scholar 

  6. I. Bracken, R. Rohrer, “Interconnects simulation with asymptotic waveform evaluation,” IEEE T-CAD, vol.39, pp/ 869–878, Nov. 92.

    Google Scholar 

  7. V. Raghaven,R. Rohrer, “AWESpice: A general tool for accurate and sffient simulation of interconnect problem,” in proc. IEEE/ACM DAC, pp. 87–92, Jun 92.

    Google Scholar 

  8. E. Chiprout and M. Nakhla, Asmptoti Waveform Evaluation and Moment Maching for Interconnect Analysis, Boston: Kluwer Academic Publishers, 1993

    Google Scholar 

  9. P. Felfmann and R. Freund, “Efficient linear circuit analysis by Padé via Lai T-CAD, vol 14, pp. 639–649, May 95.

    Google Scholar 

  10. P. Feldmann and R. W. Freund, “Reduced order modeling of large linear subcircuits via a block Lanczoa algorithm’, in Proc. IEEE/ACM DAC, pp.474–419 Jun 95.

    Google Scholar 

  11. M. Silveria, M. Kamon, I. Elfadel and J. White, “A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of arbitrary RLC circuits”, in Proc. ICCAD. Nov. 96.

    Google Scholar 

  12. K. 1. Kerna and A. T. Yang, “Stable and efficient reduction of large, multipon RC networks by pole analysis via congruence transformations;’ in Proc. ACM/IEEE DAC., pp. 280–2S5, June 1995.

    Google Scholar 

  13. D. Xie and M. Nakhla, “Delay and crosstalk simulation of high-speed Vt,Sl interconnects with nonhinearterminations,” IEEE T-CAD, vol.12, pp. 1798-lSll,Nov. 93.

    Google Scholar 

  14. S. Y. Kim, N. Gopal, and L, T Pillage, ‘AWE macromodels of VLSI interconnect for circuit simulation,’ in Proc. ACM/IEEE DAC, pp 64–70, Jun 92.

    Google Scholar 

  15. R. Achar, M. Nakhla, “Addressing high frequency issues in VLSI interconnects with full wave model and Complex Frequency Hopping“, Proc. ICCAD, pp. 53–56, Nov. 1995.

    Google Scholar 

  16. G. zheng, Q. J. Zhang, “An efficient approach for moment-matching simulation of linear subnetworks with measured or tabulated data”, Proc. ICCAD, pp. 20–23, Nov. 96.

    Google Scholar 

  17. R. Achar, M. Nakhla and E. Chiprout, “Block CFH: A model-reduction technique for multiport dis- tributed interconnect networks”, in Proc. ECCTD, pp. 396–401, Sept. 97.

    Google Scholar 

  18. T. Kailath, Linear Systems. Toronto: Printce-Hall Inc., 1980.

    MATH  Google Scholar 

  19. E. G. Gilbert, “Conrollability and observability in multivariable control systems”, SIAM J. Control, pp. 128–151, 1963.

    Google Scholar 

  20. C. W. Ho, A. E. Ruehli, “The modified nodal approach to network analysis,” IEEE T-CAS, vol. CAS-22, pp. 504–509, June 1975.

    Google Scholar 

  21. C. T. Chen, Linear system theory and design. New York: Holt, Rinehart and Winston, 1984.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer Science+Business Media New York

About this chapter

Cite this chapter

Achar, R., Nakhla, M. (1998). Minimum Realization of Reduced-Order High-Speed Interconnect Macromodels. In: Grabinski, H., Nordholz, P. (eds) Signal Propagation on Interconnects. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-6512-0_3

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-6512-0_3

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-5059-8

  • Online ISBN: 978-1-4757-6512-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics