Abstract
We investigate an efficiency metric for VLSI computation that includes energy, E, and time, t, in the form Et 2. We apply the metric to CMOS circuits operating outside velocity saturation when energy and delay can be exchanged by adjusting the supply voltage; we prove that under these assumptions, optimal Et 2 implies optimal energy and delay. We give experimental and simulation evidences of the range and limits of the assumptions. We derive several results about sequential, parallel, and pipelined computations optimized for Et 2, including a result about the optimal length of a pipeline.
We discuss transistor sizing for optimal Et 2 and show that, for fixed, nonzero execution rates, the optimum is achieved when the sum of the transistor-gate capacitances is twice the sum of the parasitic capacitances—not for minimum transistor sizes. We derive an approximation for Et n (for arbitrary n) of an optimally sized system that can be computed without actually sizing the transistors; we show that this approximation is accurate. We prove that when multiple, adjustable supply voltages are allowed, the optimal Et 2 for the sequential composition of components is achieved when the supply voltages are adjusted so that the components consume equal power. Finally, we give rules for computing the Et 2 of the sequential and parallel compositions of systems, when the Et 2 of the components are known.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Carver A. Mead and Lynn Conway. Introduction to VLSI Systems, Addison-Wesley, Reading MA, 1980.
Anantha P. Chandrakasan and Robert W. Brodersen. Low Power Digital CMOS Design, Kluwer Academic Publishers, Dordrecht, 1995.
Alain J. Martin. Towards an Energy Complexity of Computation. Information Processing Letters, 77, 2001.
Alain J. Martin, Andrew Lines, Rajit Manohar, Mika Nyström, Paul Penzes, Robert Southworth, Uri Cummings, and Tak Kwan Lee. The Design of an Asynchronous MIPS R3000 Microprocessor. Proceedings of the 17th Conference on Advanced Research in VLSI, IEEE Computer Society Press, 164–181, 1997.
Alain J. Martin. Synthesis of Asynchronous VLSI Circuits. In Formal Methods for VLSI Design, ed. J. Staunstrup, North-Holland, 1990.
Alain J. Martin and Mika Nyström. The Et2-Efficiency of Parallelism, Cal-tech Technical Report, October 2001.
Mika Nyström. Et 2 and Multi-voltage Logic, Caltech Technical Report, April 1995.
Karl Papadantonakis. A Theory of Constant Et 2 CMOS Circuits, Caltech Computer Science Technical Report 2001. 004, July 2001.
Karl Papadantonakis. Hierarchical Voltage Scaling for Et 2 Optimization of CMOS Circuits, Caltech Computer Science Technical Report 2001. 005, July 2001.
Paul I. Pénzes. Energy-delay Efficiency of Asynchronous Circuits, Ph.D. Thesis (in preparation), California Institute of Technology, 2002.
Paul I. Pénzes and Alain Martin. Global and Local Properties of Asynchronous Circuits Optimized for Energy Efficiency. IEEE Workshop on Power Management for Real-time and Embedded Systems, May 2001.
José A. Tierno. An Energy-Complexity Model for VLSI Computations, Ph.D. Thesis, California Institute of Technology, 1995.
José A. Tierno and Alain J. Martin. Low-Energy Asynchronous Memory Design. Proceedings of International Symposium on Advanced Research in Asynchronous Circuits and Systems, IEEE Computer Society Press, pp. 176–185, 1994.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer Science+Business Media New York
About this chapter
Cite this chapter
Martin, A.J., Nyström, M., Pénzes, P.I. (2002). Et2: A Metric for Time and Energy Efficiency of Computation. In: Graybill, R., Melhem, R. (eds) Power Aware Computing. Series in Computer Science. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-6217-4_15
Download citation
DOI: https://doi.org/10.1007/978-1-4757-6217-4_15
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-3382-9
Online ISBN: 978-1-4757-6217-4
eBook Packages: Springer Book Archive