Mixed-Mode Simulation and Implementation
This chapter describes the methods involved in implementing a mixed-mode simulator and a tool that is to be used in conjunction with it. The iSPLICE3 program [SAL89A] is used as an implementation case study since it uses many of the algorithms described in the previous four chapters. The chapter begins with an overview of the architecture of iSPLICE3. Then, the mechanisms associated with the implementation of an event scheduler are presented. Following this, event scheduling policies during the transient analysis are described. Next, the techniques used to obtain the dc solution are provided. This is followed by a description of an automatic mixed-mode partitioning tool called iSPLIT [THA92]. This program converts a transistor level description into a mixed-mode description that can be used to drive the iSPLICE3 program. Finally, a large benchmark circuit is used to demonstrate the typical performance of mixed-mode simulators at the end of the chapter.
KeywordsNMOS Transistor PMOS Transistor Logic Node Time Queue Sense Amplifier
Unable to display preview. Download preview PDF.