Abstract
In chapter 4 the theoretical principles of high-level design have been introduced. An actual high-level design for a given application and a given architecture is given in this chapter with the GSM system taken as demonstrator. The complete high-level design of a highly integrated transceiver front-end will be performed for a mobile GSM handset. All the new techniques presented in chapters 3 and 4 will be used to propose a topology that achieves a level of integration and performance that goes far beyond present day state-of-the-art realizations. Starting from the specification for the GSM system and an architecture selection, the most optimimal building block specifications for the chosen architecture are derived.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Crols, J., Steyaert, M. (2003). High-Level Synthesis. In: CMOS Wireless Transceiver Design. The Springer International Series in Engineering and Computer Science, vol 411. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-4784-3_5
Download citation
DOI: https://doi.org/10.1007/978-1-4757-4784-3_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5183-0
Online ISBN: 978-1-4757-4784-3
eBook Packages: Springer Book Archive