Advertisement

Sigma-Delta CMOS ADCs: An Overview of the State-of-the-Art

  • Angel Rodríguez-Vázquez
  • Fernando Medeiro
  • José M. de la Rosa
  • Rocío del Río
  • Ramón Tortosa
  • Belén Pérez-Verdú
Chapter

Abstract

As stated in Chapter 1, analog-to-digital conversion involves a number of tasks, namely:
  • Sampling the input signal at frequency f s, with prior anti-aliasing filtering and, in some cases, holding the sampled values.

  • Quantizing the input sample values with N bits; i.e., mapping each continuous-valued input sample onto the closest discrete-valued level out of the (2 N − 1) discrete levels covering the input signal variation interval.

  • Encoding the result in a digital representation.

Keywords

IEEE Journal Signal Band Loop Filter Error Power Noise Transfer Function 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

General References

  1. [Aziz93]
    P. Aziz, H.V. Sorensen, and J.V.D. Spiegel, “Multi-band Sigma-delta Modulation”. IEE Electronics Letters, pp. 760-762, April 1993.Google Scholar
  2. [Bair95]
    R.T. Baird and T. Fiez, “Linearity Enhancement of Multibit ΣΔ A/D and D/A Converters using Data Weighted Averaging”. IEEE Trans, on Circuits and Systems — Part II, vol. 42, pp. 753–762, December 1995.CrossRefGoogle Scholar
  3. [Bree01]
    L. Breems and J.H. Huijsing, Continuous-Time Sigma-Delta Modulation for A/D Conversion in Radio Receivers. Kluwer Academic Publishers, 2001.Google Scholar
  4. [Broo02]
    T. Brooks, “Architecture Considerations for Multi-Bit ZA ADCs”. in Analog Circuit Design (edited by M. Steyaert, A. Van Roermond and J.H. Huijsing). Kluwer Academic Publishers 2002.Google Scholar
  5. [Casi01]
    H.J. Casier, “Requeriments for Embedded Converters in ADSL Communication Systems”. Proc. of the 2001 IEEE ICECS, Vol. 1, pp 489–492, September 2001.Google Scholar
  6. [Cher00]
    J.A. Cherry and W.M. Snelgrove, Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion. Kluwer Academic Publishers, Boston 2000.Google Scholar
  7. [Corn94]
    R.F. Cornier Jr., T.L. Sculley, and R.H. Bamberger, “Combining Sub-band Decomposition and Sigma-delta Modulation for Wide-band A/D Conversion”. Proc. of the 1994 IEEE Int. Symp. Circuits and Systems, pp. 357-360, June 1994.Google Scholar
  8. [Enge99]
    J.V. Engelen and R. van de Plassche, Band Pass Sigma-Delta Modulators: Stability Analysis, Performance and Design Aspects. Kluwer Academic Publishers, Boston 1999.Google Scholar
  9. [Eshr96]
    A. Eshragi and T. Fiez, “A Comparison of Three Parallel SD A/D Converters”. Proc. of the 1996 IEEE Int. Symp. Circuits and Systems, pp. 517-520, 1996.Google Scholar
  10. [Galt95]
    I. Galton and H.T. Jensen, “Delta-Sigma Based A/D Conversion Without Oversampling”. IEEE Trans. Circuits and Systems — II, vol. 42, pp. 773–784, Dec. 1995.CrossRefGoogle Scholar
  11. [Galt96]
    I. Galton and H.T. Jensen, “Oversampling Parallel Delta-Sigma Modulator A/D Conversion”. IEEE Trans. Circuits and Systems — II, vol. 43, pp. 801–810, Dec. 1996.CrossRefGoogle Scholar
  12. [Galt02]
    I. Galton, “Delta-Sigma Data Conversion in Wireless Transceivers”. IEEE Trans. on Microwave Theory and Techniques, vol. 50, pp. 302–315, January 2002.CrossRefGoogle Scholar
  13. [Khoi97]
    R. Khoini-Poorfard, L.B. Lim, and D.A. Johns, “Time-Interleaved Oversampling A/D Converters: Theory and Practice”. IEEE Trans. Circuits and Systems — II, vol. 44, pp. 634–645, Aug. 1997.CrossRefGoogle Scholar
  14. [King98]
    E.T. King, A. Eshragi, I. Galton, and T.S. Fiez, “A Nyquist-Rate Delta-Sigma A/D Converter”. IEEE Journal of Solid-State Circuits, vol. 33, pp. 45–52, Jan. 1998.CrossRefGoogle Scholar
  15. [Kiss00]
    P. Kiss et al., “Adaptive Digital Correction of Analog Errors in MASH ADC’s — Part II: Correction Using Test-Signal Injection”. IEEE Trans, on Circuits and Systems — II, vol. 47, pp. 629–638, July 2000.CrossRefGoogle Scholar
  16. [Koza00]
    M. Kozak and I. Kale, “Novel Topologies for Time-Interleaved Delta-Sigma Modulators”. IEEE Trans. Circuits and Systems — II, vol. 47, pp. 639–654, July 2000.CrossRefGoogle Scholar
  17. [Lee87]
    W.L. Lee and CG. Sodini, “A Topology for Higher Order Interpolative Coders”. Proc. of the 1987 IEEE Int. Symp. on Circuits and Systems, pp. 459-462, 1987.Google Scholar
  18. [Lesl90]
    T.C. Leslie and B. Singh, “An Improved Sigma-Delta Modular Architec-ture”. Proc. of the 1990 IEEE Int. Symp. on Circuits and Systems, pp. 372-375, May 1990.Google Scholar
  19. [Leun92]
    B. Leung and S. Sutarja, “Multibit S-D A/D Converter Incorporating a Novel Class of Dynamic Element Matching Techniques”. IEEE Trans, on Circuits and Systems — Part II, vol. 39, pp. 35–51, January 1992.CrossRefGoogle Scholar
  20. [Marq98b]
    A.M. Marques, V. Peluso, M.S.J. Steyaert, and W. Sansen, “Optimal Parameters for ΣΔ Modulator Topologies”. IEEE Trans. on Circuits and Systems, vol. 45, pp. 1232–1241, September 1998.CrossRefGoogle Scholar
  21. [Mede99a]
    F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez, Top-Down Design of High-Performance Sigma-Delta Modulators. Kluwer Academic Publishers, Boston 1999.Google Scholar
  22. [Nors97]
    S.R. Norsworthy, R. Schreier, and G.C. Temes (Editors), Delta-Sigma Data Converters: Theory, Design and Simulation. IEEE Press, New York 1997.Google Scholar
  23. [OpT93]
    F. Op’T Eynde and W. Sansen, Analog Interfaces for Digital Signal Processing Systems. Kluwer Academic Publishers 1993.Google Scholar
  24. [Paul99]
    A. Paul, H. Lee, J. Goodrich, T.F. Alailima and D. Santiago, “A Nyquist-Rate Pipelined Oversampling A/D Converters”. IEEE Journal of Solid-State Circuits, vol. 34, pp. 1777–1787, December 1999.CrossRefGoogle Scholar
  25. [Ribn91]
    D.B. Ribner, “A Comparison of Modulator Networks for High-Order Over-sampled ΣΔ Analog-to-Digital Converters”. IEEE Transactions on Circuits and Systems, vol. 38, pp. 145–159, February 1991.CrossRefGoogle Scholar
  26. [Rio02a]
    R. del Rio, F. Medeiro, J.M. de la Rosa, B. Pérez-Verdu, and A. Rodríguez-Vázquez, “Correction-Free Multi-Bit Sigma-Delta Modulators for ADSL”, in Analog Circuit Design (edited by M. Steyaert, A. Van Roermond and J.H. Huijsing). Kluwer Academic Publishers 2002.Google Scholar
  27. [Rosa02]
    J.M. de la Rosa, B. Pérez-Verdu, and A. Rodriguez-Vázquez, Systematic Design of CMOS Switched-Current Bandpass Sigma-Delta Modulators for Digital Communication Chips. Kluwer Academic Publishers, 2002.Google Scholar
  28. [Shoa95]
    O. Shoaei, Continuous-Time Delta-Sigma A/D Converters for High Speed Applications. Ph.D. Dissertation, Carleton University, 1995.Google Scholar
  29. [Schr93]
    R. Schreier, “An Empirical Study of Higher Order Single Bit Sigma Delta Modulators”. IEEE Trans, on Circuits and Systems — II, vol. 40, pp. 461–466, 1993.CrossRefGoogle Scholar
  30. [WangOO]
    X. Wang, W. Quin, and X. Ling, “Cascaded Parallel Oversampling Sigma-Delta Modulators”. IEEE Trans. Circuits and Systems — II, vol. 47, pp. 156–161, Feb. 2000.CrossRefGoogle Scholar

DT LPXA ICs

  1. [Adam86]
    R.W. Adams, “Design and Implementation of an Audio 18-bit Analog-to-Digital Converter Using Oversampling Techniques”. Journal of Audio Engineering Society, Vol. 34, pp. 153–166. March 1986.Google Scholar
  2. [Au97]
    S. Au and B.H. Leung, “A 1.95-V, 0.34-mW, 12-b Sigma-Delta Modulator Stabilized by Local Feedback Loops”. IEEE Journal of Solid-State Circuits, Vol. 32, March 1997.Google Scholar
  3. [BajdO2]
    O. Bajdechi and J.H. Huijsing, “A 1.8-V Delta-Sigma Modulator Interface for an Electret Microphone with On-Chip Reference”. IEEE Journal of Solid-State Circuits, vol. 37, pp. 279–285, March 2002.CrossRefGoogle Scholar
  4. [Bair96]
    R.T. Baird and T.S. Fiez, “A Low Oversampling Ratio 14-b 500-kHz DS ADC with a Self-Calibrated Multibit DAC”. IEEE Journal of Solid-State Circuits, vol. 31, pp. 312–320, March 1996.CrossRefGoogle Scholar
  5. [Bertl93]
    A. Berti, H. Leopold, P. O’leary, and G. Winkler, “A Monolithic ADC for instrumentation Applications using Sigma-Delta Techniques”. Proc. of the 11th European Conf on Circuit Theory and Design, vol. 2, pp. 1619–1624, 1993.Google Scholar
  6. [Bose88]
    B.E. Boser and B.A. Wooley, “The Design of Sigma-Delta Modulation Ana-log-to-Digital Converters”. IEEE Journal of Solid-State Circuits, Vol. 23. pp. 1298–1308, December 1988.CrossRefGoogle Scholar
  7. [Bran91a]
    B. Brandt and B.A. Wooley, “A 50-MHz Multibit ZA Modulator for 12-b 2-MHz A/D Conversion”. IEEE Journal of Solid-State Circuits, vol. 26, pp. 1746–1756, December 1991.CrossRefGoogle Scholar
  8. [Bran91b]
    B. Brandt, D.W. Wingard, and B.A. Wooley, “Second-Order Sigma-Delta Modulation for Digital-Audio Signal Acquisition”. IEEE Journal of Solid-State Circuits, Vol. 23. pp. 618–627, April 1991.CrossRefGoogle Scholar
  9. [Briga02]
    S. Brigati, F. Francesconi, P. Malcovati, and F. Maloberti, “A fourth-order single-bit switched-capacitor sigma-delta modulator for distributed sensor applications”. Proc. of the 2002 IEEE Instrumentation and Measurement Technology Conf, vol. 1, pp. 253–256, 2002.Google Scholar
  10. [Broo97]
    T.L. Brooks, D.H. Robertson, D.F. Kelly, A. Del Muro, and S. W. Harston, “A Cascaded Sigma-Delta Pipeline A/D Converter with 1.25 MHz Signal Bandwidth and 89 dB SNR”. IEEE Journal of Solid-State Circuits, vol. 32, pp. 1896–1906, December 1997.CrossRefGoogle Scholar
  11. [Burm96]
    T.V. Burmas, K.C. Dyer, PJ. Hurst, and S.H. Lewis, “A second-order double-sampled delta-sigma modulator using additive-error switching”. IEEE Journal of Solid-State Circuits, vol. 31, pp. 284–293, March 1996.CrossRefGoogle Scholar
  12. [Chen95]
    F. Chen and B.H. Leung, “A High Resolution Multibit Sigma-Delta Modulator with Individual Level Averaging”. IEEE Journal of Solid-State Circuits, vol. 30, pp. 453–460, April 1995.CrossRefGoogle Scholar
  13. [Coba99]
    A.L. Coban and P.E. Allen, “A 1.5 V 1.0 mW Audio Delta Sigma Modulator with 98dB Dynamic Range”. Proc. of the 1999 IEEE Int. Solid-State Circuits Conf, pp. 50-51, February 1999.Google Scholar
  14. [Dedi94]
    I. Dedic, “A Sixth-Order Triple-Loop ΣΔ CMOS ADC with 90dB SNR and 100kHz Bandwidth”. Proc. of the 1994 IEEE Int. Solid-State Circuits Conf, pp. 188-189, 1994.Google Scholar
  15. [Feld98]
    A.R. Feldman, B.E. Boser, and P.R. Gray, “A 13-Bit, 1.4-MS/s Sigma-Delta Modulator for RF Baseband Channel Applications”. IEEE Journal of Solid-State Circuits, vol. 33, pp. 1462–1469, October 1998.CrossRefGoogle Scholar
  16. [FoglOO]
    E. Fogleman, I. Galton, W. Huff, and H. Jensen, “A 3.3-V single-poly CMOS audio ADC delta-sigma modulator with 538-dB peak SINAD and 105-dB peak SFDR”. IEEE Journal of Solid-State Circuits, vol. 35, pp. 297–307, March 2000.CrossRefGoogle Scholar
  17. [FoglOl]
    E. Fogleman, J. Welz, and I. Galton, “An audio ADC Delta-Sigma modulator with 100-dB peak SIN AD and 102-dB DR using a second-order mismatch-shaping DAC”. IEEE Journal of Solid-State Circuits, vol. 36, pp. 339–348, March 2001.CrossRefGoogle Scholar
  18. [Fuji97]
    I. Fujimori et al., “A 5-V Single-Chip Delta-Sigma Audio A/D Converter with 11 ldB Dynamic Range”. IEEE Journal of Solid-State Circuits, vol. 32, pp. 329–336, March 1997.CrossRefGoogle Scholar
  19. [FujiOO]
    I. Fujimori et al., “A 90dB SNR, 2.5MHz Output Rate ADC using Cascaded Multibit Delta-Sigma modulation at 8x Oversampling Ratio”. IEEE Journal of Solid-State Circuits, vol. 35, pp. 1820–1828, December 2000.CrossRefGoogle Scholar
  20. [Geer99]
    Y. Geerts, A. Marques, M. Steyaert, and W. Sansen, “A 3.3-V, 15-bit, Delta-Sigma ADC with a Signal Bandwidth of 1.1 MHz for ADSL Applications”. IEEE Journal of Solid-State Circuits, vol. 34, pp. 927–936, July 1999.CrossRefGoogle Scholar
  21. [GeerOO]
    Y. Geerts, M. Steyaert, and W. Sansen, “A High Performance Multibit DS CMOS ADC”. IEEE Journal of Solid-State Circuits, vol. 35, pp. 1829–1840, December 2000.CrossRefGoogle Scholar
  22. [GomeOO]
    G.J. Gomez, “A 102-dB Spurious-Free DR Sigma-Delta ADC using a Dynamic Dither Scheme”. IEEE Transactions on Circuits and Systems-II, pp. 531-535, June 2000.Google Scholar
  23. [Grilo96]
    J. Grilo, E. Mac Robbie, R. Halim, and G. Ternes, “A 1.8V 94dB DR ΣΔ Modulator for Voice Applications”. Proc. of IEEE Int. Solid-State Circuits Conf, pp. 230-233, 1996.Google Scholar
  24. [Grilo02]
    J. Grilo, I. Galton, K. Wang, and R.G. Montemayor, “12-mW ADC Delta-Sigma Modulator with 80dB of Dynamic Range Integrated in a Single-Chip Bluetooth Transceiver”. IEEE Journal of Solid-State Circuits, vol. 37, pp. 271–278, March 2002.CrossRefGoogle Scholar
  25. [Gupta02]
    S.K. Gupta and V. Fong, “A 64-MHz Clock-Rate SD ADC With 88-dB SNDR and-105-dB IM3 Distortion at a 1.5-MHz Signal Frequency”. IEEE Journal of Solid-State Circuits, vol. 37, pp. 1653–1661, December 2002.CrossRefGoogle Scholar
  26. [Kash99]
    D.B. Kasha, W.L. Lee, and A. Thomsen, “A 16-mW, 120-dB linear switched-capacitor delta-sigma modulator with dynamic biasing”. IEEE Journal of Solid-State Circuits, vol. 34, pp. 921–926, July 1999.CrossRefGoogle Scholar
  27. [Kert94]
    D.A. Kerth et al., “A 126 dB linear switched-capacitor delta-sigma modulator”. Proc. of the 1994 IEEE Int. Solid-State Circuits Conf, pp. 196-197, 1994.Google Scholar
  28. [King98]
    E.T. King, A. Eshragi, I. Galton, and T.S. Fiez, “A Nyquist-Rate Delta-Sigma A/D Converter”. IEEE Journal of Solid-State Circuits, vol. 33, pp. 45–52, Jan. 1998.CrossRefGoogle Scholar
  29. [Kuo02]
    T.-H. Kuo, K.-D. Chen, and H.-R. Yeng, “A Wideband CMOS Sigma-Delta Modulator With Incremental Data Weighted Averaging”. IEEE Journal of Solid-State Circuits, vol. 37, pp. 11–17, January 2002.CrossRefGoogle Scholar
  30. [Lamp01]
    H. Lampinen and O. Vainio, “Low-voltage fourth-order CMOS sigma-delta modulator implementation”. Electronics Letters, vol. 37, pp. 734–735, June 2001.CrossRefGoogle Scholar
  31. [Leun97]
    K.Y. Leung et al., “A 5V, 118dB ΣΔ Analog-to-Digital Converter for Wideband Digital Audio”. Proc. of IEEE Int. Solid-State Circuit Conf, pp. 218-219, 1997.Google Scholar
  32. [Marq98a]
    A.M. Marques, V. Peluso, M.S.J. Steyaert, and W. Sansen, “A 15-b Resolution 2-MHz Nyquist Rate AX ADC in a 1-μm CMOS Technology”. IEEE Journal of Solid-State Circuits, vol. 33, pp. 1065–1075, July 1998.CrossRefGoogle Scholar
  33. [Mau100]
    P.C. Maulik, M.S. Chadha, W.L. Lee, and P.J. Crawley, “A 16-bit 250-kHz delta-sigma modulator and decimation filter”. IEEE Journal of Solid-State Circuits, vol. 35, pp. 458–467, April 2000.CrossRefGoogle Scholar
  34. [Mede97]
    F. Medeiro, B. Perez-Verdú, José M. de la Rosa, and A. Rodríguez-Vázquez, “Using CAD Tools for Shortening the Design Cycle of High-Performance EAM: A 16.4bit 1.71mW ZAM in CMOS 0.7μm Technology”. International Journal of Circuit Theory and Applications, vol. 25, pp. 319–334, 1997.CrossRefGoogle Scholar
  35. [Mede99b]
    F. Medeiro, B. Perez-Verdú, and A. Rodriguez-Vázquez, “A 13-bit, 2.2-MS/s, 55-mW Multibit Cascade ΣΔ Modulator in CMOS 0.7-μm Single-Poly Technology”. IEEE Journal of Solid-State Circuits, vol. 34, n. 6, pp. 748–760, June 1999.CrossRefGoogle Scholar
  36. [Miao98]
    G. Miao, H.C. Yang, and T. Pushan, “An oversampled A/D converter using cascaded fourth order sigma-delta modulation and current steering logic”. Proc. of the 1998 IEEE Int. Symp. on Circuits and Systems, vol. 1, pp. 412–415, 1998.Google Scholar
  37. [Mille02]
    M.R. Miller and C.S.A. Petrie, “A multi-bit sigma-delta ADC for multi-mode receivers”. Proc. of the 2002 IEEE Custom Integrated Circuits Conf, pp. 191-194, 2002.Google Scholar
  38. [Mori00]
    J.C. Morizio et al., “14-bit 2.2-MS/s Sigma-Delta ADC’s”. IEEE Journal of Solid-State Circuits, vol. 35, pp. 968–976, July 2000.CrossRefGoogle Scholar
  39. [Nade94]
    S. Nadeem, C.G. Sodini, and L. Hae-Seung, “16-channel oversampled analog-to-digital converter”. IEEE Journal of Solid-State Circuits, vol. 29, pp. 1077–1085, Sept. 1994.CrossRefGoogle Scholar
  40. [Nys97]
    O. Nys and R. Henderson, “A 19-bit Low-Power Multi-Bit Sigma-Delta ADC Based on Data Weighted Averaging”. IEEE Journal of Solid-State Circuits, vol. 32, pp. 933–942, July 1997.CrossRefGoogle Scholar
  41. [Olia02]
    O. Oliaei, P. Clement, and P. Gorisse, “A 5-mW sigma-delta modulator with 84-dB dynamic range for GSM/EDGE”. IEEE Journal of Solid-State Circuits, vol. 37, pp. 2–10, Jan. 2002.CrossRefGoogle Scholar
  42. [Pelu96]
    V. Peluso, M. Steyaert, and W. Sansen, “A Switched Opamp 1.5V — 100μW ΣΔ Modulator with 12 bits Dynamic Range”. Proc. of the 1996 European Solid-State Circuit Conf, pp. 256-259, September 1996.Google Scholar
  43. [Pelu98]
    V. Peluso, P. Vancorenland, A.M. Marques, M.S.J. Steyaert, and W. Sansen, “A 900mW Low-Power Delta-Sigma A/D Converter with 77dB”. IEEE Journal of Solid-State Circuits, vol. 33, pp. 1887–1897, Dec. 1998.CrossRefGoogle Scholar
  44. [Rabi97]
    S. Rabii and B.A. Wooley, “A 1.8V Digital-Audio Sigma-Delta Modulator in 0.8μm CMOS”. IEEE Journal of Solid-State Circuits, vol. 32, pp. 783–796, June 1997.CrossRefGoogle Scholar
  45. [Rebe90]
    M. Rebeschini et al., “A 16-b 160 kHz CMOS A/D Converter using Sigma-Delta Modulation”. IEEE Journal of Solid-State Circuits, vol. 25, pp. 431–440, April 1990.CrossRefGoogle Scholar
  46. [Rio01]
    R. del Rio, J.M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodriguez-Vázquez, “High-performance sigma-delta ADC for ADSL applications in 0.35μm CMOS digital technology”. Proc. of the 2001 IEEE Int. Conf. on Electronics, Circuits and Systems, vol. 1, pp. 501–504, August 2001.Google Scholar
  47. [Rio02b]
    R. del Rio, F. Medeiro, J.M. de la Rosa, B. Pérez-Verdú, and A. Rodriguez-Vázquez, “A 2.5-V Sigma-Delta modulator in 0.25μm CMOS for ADSL”. Proc. of the 2002 IEEE Int. Symp. on Circuits and Systems, vol. 3, pp. 301–304, 2002.Google Scholar
  48. [Rito94]
    T. Ritoniemi, E. Pajarre, S. Ingalsuo, T. Husu, V. Eerola, and T. Saramiki, “A stereo audio sigma-delta A/D-converter”. IEEE Journal of Solid-State Circuits, vol. 29, pp. 1514–1523, Dec. 1994.CrossRefGoogle Scholar
  49. [Romb01]
    P. Rombouts, W. de Wilde, and L. Weyten, “A 13.5-b 1.2-V Micropower Extended Counting A/D Converter”. IEEE Journal of Solid-State Circuits, vol. 36, pp. 176–183, February 2001.CrossRefGoogle Scholar
  50. [Sarh93]
    M. Sarhang-Nejad and G.C. Temes, “A High-Resolution ΣΔ ADC with Digital Correction and Relaxed Amplifiers Requirements”. IEEE Journal of Solid-State Circuits, vol. 28, pp. 648–660, June 1993.CrossRefGoogle Scholar
  51. [Send97]
    D. Senderowicz et al., “Low-Voltage Double-Sampled ΣΔ Converters”. Proc. of 1997 IEEE Int. Solid-State Circuits Conf., pp. 210-211, 1997.Google Scholar
  52. [Snoe01]
    M.F. Snoeij, O. Bajdechi, and J.H. Huijsing, “A 4th-order switched-capaci-tor sigma-delta A/D converter using a high-ripple Chebyshev loop filter”. Proc. of the 2001 IEEE Int. Symp. on Circuits and Systems, vol. 1, pp. 615–618, 2001.Google Scholar
  53. [Than97]
    C.K. Thanh, S.H. Lewis, and P.J. Hurst, “A second-order double-sampled delta-sigma modulator using individual-level averaging”. IEEE Journal of Solid-State Circuits, vol. 32, pp. 1269–1273, August 1997.CrossRefGoogle Scholar
  54. [Tili01]
    T. Tilie, J. Sauerbrey, and D. Schmitt-Landsiedel, “A 1.8-V MOSFET-only Sigma-Delta modulator using substrate biased depletion-mode MOS capacitors in series compensation”. IEEE Journal of Solid-State Circuits, vol. 36, pp. 1041–1047, July 2001.CrossRefGoogle Scholar
  55. [VleuOl]
    K. Vleugels, S. Rabii, and B. Wooley, “A 2.5V Broadband Multi-Bit ΣΔ Modulator with 95dB Dynamic Range”. Proc. of the 2001 IEEE Int. Solid-State Circuit Conf, pp. 50-51, Feb. 2001.Google Scholar
  56. [WangOl]
    C.B. Wang, “A 20-bit 25-kHz delta-sigma A/D converter utilizing a frequency-shaped chopper stabilization scheme”. IEEE Journal of Solid-State Circuits, vol. 36, pp. 566–569, March 2001.CrossRefGoogle Scholar
  57. [Will194]
    L.A. Williams III and B.A. Wooley, “A Third-Order Sigma-Delta Modulator with Extended Dynamic Range”. IEEE Journal of Solid-State Circuits, vol. 29, pp. 193–202, March 1994.CrossRefGoogle Scholar
  58. [Yama94]
    K. Yamamura, A. Nogi, and A. Barlow, “A low power 20 bit instrumentation delta-sigma ADC”. Proc. of the 1994 IEEE Custom Integrated Circuits Conf, pp. 519-522, 1994.Google Scholar
  59. [Yin93]
    G.M. Yin, F. Stubbe, and W. Sansen, “A 16-bit 320kHz CMOS A/D Converter using 2-Stage 3rd-Order ΣΔ Noise-Shaping”. IEEE Journal of Solid-State Circuits, Vol. 28. pp. 640-647, June 1993.Google Scholar
  60. [Yin94]
    G. Yin and W. Sansen, “A High-Frequency and High-Resolution Fourth-Order ΣΔ A/D Converter in BiCMOS Technology”. IEEE Journal of Solid-State Circuits, vol. 29, pp. 857–865, August 1994.CrossRefGoogle Scholar
  61. [Yoon98]
    S.H. Yoon and H.S.M. Rezaul “A sixth-order CMOS sigma-delta modulator”. Proc. of the 1998 IEEE Int. ASIC Conference, pp. 63-66, 1998.Google Scholar

BP Sigma-Delta Modulator ICs

  1. [Andr96]
    E. André, D. Morche, F. Balestro, and P. Senn, “A 2-path ΣΔ Modulator for Bandpass Application”. Proc. of the 22nd European Solid-State Circuits Conf, pp. 216-219, September 1996.Google Scholar
  2. [Andr98]
    E. André, G. Martel, D. Morche, and P. Senn, “A Bandpass A/D Converter and its I/Q Demodulator for Integrated Receivers”. Proc.of the 24th European Solid-State Circuits Conf, pp. 416-419, September 1998.Google Scholar
  3. [Baza98]
    S. Bazarjani and M. Snelgrove, “A 160MHz Fourth-Order Double-Sampled SC Bandpass Sigma-Delta Modulator”. IEEE Trans. Circuits and Systems-II, vol. 45, pp. 547–555, May 1998.CrossRefGoogle Scholar
  4. [Baza99]
    S. Bazarjani, S. Younis, J. Goldblatt, D. Butterfield, G. McAllister, and S. Ciccarelli, “An 85MHz IF Bandpass Sigma-Delta Modulator for CDMA Receivers”. Proc. of the 25 th European Solid-State Circuits Conf, pp. 266-269, September 1999.Google Scholar
  5. [Corm97]
    R.F. Cormier, T.L. Sculley, and R.H. Bamberger, “A Fourth Order Bandpass Delta-Sigma Modulator with Digitally Programmable Passband Frequency”. Int. Journal of Analog Integrated Circuits and Signal Processing, pp. 217-229, 1997.Google Scholar
  6. [Cheu01]
    V.S.L. Cheung, H.C. Luong, and W.H. Ki, “A IV 10.7MHz Switched-Opamp Bandpass ΣΔ Modulator using Double-Sampling Finite-Gain Compensation Technique”. Proc. of the 2001 IEEE Int. Solid-State Circuit Conf, pp. 52-53, February 2001.Google Scholar
  7. [Chua98]
    S. Chuang, H. Liu, X. Yu, T.L. Sculley, and R.H. Bamberger, “Design and Implementation of Bandpass Delta-Sigma Modulators Using Half-Delay Integrators”. IEEE Trans. Circuits and Systems-II, vol. 45, pp. 535–546, May 1998.CrossRefGoogle Scholar
  8. [Cusi00]
    P. Cusitano, F. Stefani, and A. Baschirotto, “A 73dB SFDR 10.7MHz 3.3V CMOS Bandpass JA Modulator sampled at 37.05MHz”. Proc. of the 26th European Solid-State Circuits Conf, pp. 80-83, September 2000.Google Scholar
  9. [Haira96]
    A. Hairapetian, “An 81-MHz IF Receiver in CMOS”. IEEE Journal of Solid-State Circuits, pp. 1981-1986, December 1996.Google Scholar
  10. [Jant92]
    S.A. Jantzi, W.M. Snelgrove, and P.F. Ferguson, “A 4th-Order BandPass Sigma-Delta Modulator”. Proc. of the 1992 Custom Integrated Circuit Conf, pp. 16.5.1-4, May 1992.Google Scholar
  11. [Jant93]
    S.A. Jantzi, M. Snelgrove, and P.F. Ferguson, “A Fourth-Order Bandpass Sigma-Delta Modulator”. IEEE Journal of Solid-State Circuits, vol. 28, pp. 282–291, March 1993.CrossRefGoogle Scholar
  12. [Jant97]
    S.A. Jantzi, K.W. Martin, and A.S. Sedra, “Quadrature Bandpass AX Modulation for Digital Radio”. IEEE Journal of Solid-State Circuits, vol. 32, pp. 1935–1949, December 1997.CrossRefGoogle Scholar
  13. [Liu97]
    H. Liu, X. Yu, T. Sculley, and R.H. Bamberger, “A Fourth Order Bandpass Delta-Sigma A/D Converter with Input Modulation Network and Digitally Programmable Passband”. Proc. of the 1997 IEEE Int. Symp. Circuits and System, pp. 385-388, May 1997.Google Scholar
  14. [Long93]
    L. Longo and H. Bor-Rong, “A 15b 30KHz Bandpass Sigma-Delta Modulator”. Proc. of the 1993 IEEE Int. Solid-State Circuit Conf., pp. 226-227, March 1993.Google Scholar
  15. [Ong97]
    A.K. Ong and B.A. Wooley, “A Two-Path Bandpass ZA Modulator for Digital IF Extraction at 20MHz”. IEEE Journal of Solid-State Circuit, vol. 32, pp. 1920–1933, December 1997.CrossRefGoogle Scholar
  16. [Park99]
    J. Park, E. Joe, M. Choe, and B.P. Song, “A 5-MHz IF Digital FM Demodulator”. IEEE Journal of Solid-State Circuit, vol. 34, pp. 3–11, January 1999.CrossRefGoogle Scholar
  17. [Rosa00]
    J.M. de la Rosa, B. Pérez-Verdú, R. del Rio, and A. Rodríguez-Vázquez, “A CMOS 0.8μm Transistor-Only 1.63MHz Switched-Current Bandpass ZA Modulator for AM Signal A/D Conversion”. IEEE Journal of Solid-State Circuits, vol. 35, pp. 1220–1226, August 2000.CrossRefGoogle Scholar
  18. [Salo02]
    T. Salo, S. Lindfors, and K. Halonen, “A 80-MHz Bandpass ZA Modulator for a 100-MHz IF Receiver”. IEEE Journal of Solid-State Circuits, vol. 37, pp. 798–808, July 2002.CrossRefGoogle Scholar
  19. [Song95]
    B.S. Song, “A Fourth-Order Bandpass Delta-Sigma Modulator with Reduced Number of Op Amps”. IEEE Journal of Solid-State Circuits, vol. 25, pp. 1309–1315, December 1995.CrossRefGoogle Scholar
  20. [Taba99]
    A. Tabatabaei and B. Wooley, “A Wideband Bandpass Sigma-Delta Modulator for Wireless Applications”. Proc. of the 1999 IEEE Int. Symp. on VLSI Circuits, pp. 91-92, 1999.Google Scholar
  21. [Taba00]
    A. Tabatabaei and B. Wooley, “A Two-path Bandpass Sigma-Delta Modulator with Extended Noise Shaping”. IEEE Journal Solid-State Circuits, vol. 35, pp. 1799–1809, December 2000.CrossRefGoogle Scholar
  22. [Tao99]
    H. Tao and J.M. Khoury, “A 400-MS/s Frequency Translating Bandpass Sigma-Delta Modulator”. IEEE Journal of Solid-State Circuits, vol. 34, pp. 1741–1752, December 1999.CrossRefGoogle Scholar
  23. [Toni99]
    D. Tonietto, P. Cusinato, F. Stefani, and A. Baschirotto, “A 3.3V CMOS 10.7MHz 6th-order bandpass ZA Modulator with 78dB Dynamic Range”. Proc. of the 1999 European Solid-State Circuits Conf, pp. 78-81, September 1999.Google Scholar
  24. [Ueno02]
    T. Ueno, A. Yasuda, T. Yamaji, and T. Itakura, “A Fourth-Order Bandpass A-Z Modulator Using Second-Order Bandpass Noise-Shaping Dynamic Element Matching”. IEEE Journal of Solid-State Circuits, vol. 37, pp. 809–816, July 2002.CrossRefGoogle Scholar

CT ΣΔ M ICs

  1. [Abou01]
    H. Aboushady and M.-M. Louerat, “Systematic Design of High-Linearity Current-Mode Integrators for Low-Power Continuous-Time Sigma-Delta Modulators”. Proc. of the 8th IEEE Int. Conf. on Electronics, Circuits and Systems, vol. 2, pp. 963–966, September 2001.Google Scholar
  2. [Bree00]
    L.J. Breems, E.J. Van der Zwan and J. Huijsing, “A 1.8-mW CMOS ΣΔ Modulator with Integrated Mixer for A/D Conversion of IF Signals”. IEEE Journal of Solid-State Circuits, vol. 35, pp. 468–475, April 2000.CrossRefGoogle Scholar
  3. [Enge99]
    J.A.E.P. van Engelen, RJ. van de Plassche, E. Stikvoort, and A.G. Venes, “A Sixth-Order Continuous-Time Bandpass Sigma-Delta Modulator for Digital Radio IF”. IEEE Journal of Solid-State Circuits, vol. 34, pp. 1753–1764, Dec. 1999.CrossRefGoogle Scholar
  4. [Lin99]
    C.H. Lin, C. Shi, M. Ismail, and Moon Gyu. “A 5 MHz Nyquist Rate Continuous-Time Sigma-Delta Modulator for Wideband Wireless Communication”. Proc. of the 1999 IEEE Int. Symp. on Circuits and Systems, Vol. 2, pp. 368–371, May 1999.Google Scholar
  5. [Gerf01]
    F. Gerfers, M. Ortmanns and Y. Manoli, “A 12-bit Power Efficient Continuous-Time ΣΔ Modulator with 220μW Power Consumption”. Proc. of the 2001 European Solid-State Circuits Conference, pp. 536-539, September 2001.Google Scholar
  6. [Gerf02]
    F. Gerfers, M. Ortmanns, L. Samid and Y. Manoli, “Implementation of a 1.5V Low-Power Clock-Jitter Insensitive Continuous-Time Sigma-Delta Modulator”. Proc. of the 2002 IEEE Int. Symp. on Circuits and Systems, vol. 2, pp. 652–655, May 2002.Google Scholar
  7. [Hall92]
    B. Hallgren, “Design of a Second-Order CMOS Sigma-Delta A/D Converter with 150MHz Clock Rate”. Proc. of the 1992 European Solid-State Circuits Conf, pp. 103-106, September 1992.Google Scholar
  8. [Hall93]
    B. Hallgren, “Continuous-Time Implementation of Sigma-Delta Converters for High Frequency Operation”. Proc. of the 1993 European Conference on Circuit Theory and Design, pp. 1601-1606, September 1993.Google Scholar
  9. [Hsu00]
    I. Hsu and H.C. Luong, “A 70-MHz Continuous-Time CMOS bandpass Sigma-Delta Modulator for GSM Receivers”. Proc. of the 2000 IEEE Int. Symp. on Circuits and Systems, vol. 3, pp. 750–753, May 2000.Google Scholar
  10. [Luh98a]
    L. Luh, J. Choma Jr., and J. Draper, “A 50-MHz Continuous-Time Switched-Current Sigma-Delta Modulator”. Proc. of the 1998 IEEE Int. Symp. on Circuits and Systems, vol. 1, pp. 579–582, 1998.Google Scholar
  11. [Luh98b]
    L. Luh and J. Choma, “A Continuous-Time Switched-Current Sigma-Delta Modulator with Reduced Loop Delay”. Proc. of the 8th Great Lakes Symp. on VLSI, pp. 286-291, 1998.Google Scholar
  12. [Luh00]
    L. Luh, J. Choma and J. Draper, “A 400-MHz 5th-Order Continuous-Time Switched-Current ΣΔ Modulator”. Proc. of the 2000 European Conf on Solid-State Circuits, pp. 72-75, September 2000.Google Scholar
  13. [Redm94]
    W. Redman-White, A.M. Durham, “Integrated fourth-order SD converter with stable self-tuning continuous-time noise shaper”. IEE Proc. Circuits Devices Syst., Vol. 141, pp. 145–150, June 1994.CrossRefGoogle Scholar
  14. [Tao99]
    H. Tao and J.M. Khoury, “A 400MS/s Frequency Translating BandPass Delta-Sigma Modulator”. IEEE Journal of Solid-State Circuits, vol. 34, pp. 1741–1752, December 1999.CrossRefGoogle Scholar
  15. [Veld02]
    R.H.M. van Veldhoven, B.J. Minnis, H.A. Hegt and A.H.M. Roermund, “A 3.3-mW ΣΔ Modulator for UMTS in 0.18-μm CMOS With 70-dB Dynamic Range in 2-MHz Bandwidth”. IEEE Journal of Solid-State Circuits, vol. 37, pp. 1645–1652, December 2002.CrossRefGoogle Scholar
  16. [Zwan96]
    E.J. van der Zwan and E.C. Dijkmans, “A 0.2mW CMOS ΣΔ Modulator for Speech Coding with 80dB Dynamic Range”. IEEE Journal of Solid-State Circuits, pp. 1873-1880, December 1996.Google Scholar
  17. [Zwan97]
    E.J. van der Zwan, “A 2.3mW CMOS ΣΔ Modulator for Audio Applications”. Proc. of the 1997 IEEE Int. Solid-State Circuits Conf, pp. 220-221, 1997.Google Scholar
  18. [Zwan99]
    E.J. van der Zwan et al., “A 13mW 500kHz Data Acquisition IC with 4.5 Digit DC and 0.02% Accurate True-RMS Extraction”. Proc. of the 1999 IEEE Int. Solid-State Circuits Conf, pp. 398-399, 1999.Google Scholar
  19. [Zwan00]
    E.J. van der Zwan and C.A.A. Bastiaansen, “A 10.7-MHz IF-to-Baseband SD A/D Conversion System for AM/FM Radio Receivers”. IEEE Journal of Solid-State Circuits, vol. 35, pp. 1810–1819, December 2000.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media New York 2003

Authors and Affiliations

  • Angel Rodríguez-Vázquez
  • Fernando Medeiro
  • José M. de la Rosa
  • Rocío del Río
  • Ramón Tortosa
  • Belén Pérez-Verdú

There are no affiliations available

Personalised recommendations