Skip to main content

Line Drivers: Efficiency, Linearity, Bandwidth

The Last Barrier in Wire-line Communications

  • Chapter
  • 507 Accesses

Abstract

In this chapter the last interfacing block to the line, being the line driver is addressed. The use of multi-tone modulation schemes in recent telecommunication systems raise the power consumption of these building blocks enormously, creating a new bottleneck. Soon, the classical class AB solutions will be no longer applicable from a power efficiency point-of-view. More advanced circuit techniques like class G and class H are emerging. Ultimately switching type amplifiers, which suffer the high bandwidth and linearity constraints, will have to be used to decrease the power dissipation.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Damien Macq, “DMT ADSL Circuits and Systems”, in ISSCC: xDSL Broadband Interactive Communications, February 1998.

    Google Scholar 

  2. Bill Schweber, “Analog Front Ends Bridge the xDSL-to-real-world chasm”, EDN magazine, pp. 48-64, April 1999.

    Google Scholar 

  3. Kim Maxwell, “Asymmetric Digitil Subscriber Line: Interim Technology for the Next Forty Years”, IEEE Commun. Mag., pp. 100-106, October 1996.

    Google Scholar 

  4. Leon Cloetens, “Broadband Access: The Last Mile”, in ISSCC Digest of Technical Papers, pp. 18-21, February 2001.

    Google Scholar 

  5. Russell Apfel, “ADSL Transceivers: Optimizing Power, Cost, Function and Performance”, in ISSCC: SSCTC Workshop on Analog Telecom Access Circuits and Concepts, February 2002.

    Google Scholar 

  6. Roger Benton, Russell Apfel, Bruce Webb, Jerome Wenske, Walt Schopfer and Frank Thiel, “A High-Voltage Line Driver (HVLDR) for Combined Voice and Data Services”, in ISSCC Digest of Technical Papers, pp. 302-303, February 2001.

    Google Scholar 

  7. Domenico Rossi, “Silicon Technologies and Circuit Topologies for High Efficiency in ADSL Line Drivers”, in ISSCC: SSCTC Workshop on Analog Telecom Access Circuits and Concepts, February 2002.

    Google Scholar 

  8. Irving Kalet, “The Multitone Channel”, IEEE Trans. Commun., vol. 37, n. 2, pp. 119–124, February 1989.

    Article  Google Scholar 

  9. D.J.G. MestDagh, P.M.P. Spruyt and B. Biran, “Effect of Amplitude Clipping in DMT-ADSL Transceivers”, Electronics Letters, vol. 29, n. 15, pp. 1354–1355, July 1993.

    Article  Google Scholar 

  10. Jose Tellado-Mourelo, Peak to Average Power Reduction for Multicarrier Modulation, PhD thesis, Departement of Electrical Engineering, Stanford University, September 1999.

    Google Scholar 

  11. M. Cresi, R. Hester, K. Maclean, M. Agah, J. Quarfoot, C. Kozak, N. Gibson and T. Hagen, “An ADSL Central Office Analog Front-End Integrating Actively-Terminated Line Driver, Receiver and Filters”, in ISSCC Digest of Technical Papers, pp. 304-305, February 2001.

    Google Scholar 

  12. Mark Ingels, Sena Bojja and Patrick Wouters, “A 0.5 μm CMOS Low-Distortion Low-Power Line Driver with Embeded Digital Adaptive Bias Algorithm for Integrated ADSL Analog Front-Ends”, in ISSCC Digest of Technical Papers, pp. 324-325, February 2002.

    Google Scholar 

  13. Faramarz Sabouti and Reza Shariatdoust, “A 740 mW ADSL Line Driver for Central Office with 75 dB MTPR”, in ISSCC Digest of Technical Papers, pp. 322-323, February 2002.

    Google Scholar 

  14. H. Casier, P. Wouters and D. Sallaerts, “A 3.3-V Low-Distortion ISDN Line Driver with a Novel Quiescent Current Control Circuit”, IEEE J. Solid-State Circuits, vol. 33, n. 7, pp. 1130–1133, July 1998.

    Article  Google Scholar 

  15. Haideh Khorramabadi, “A CMOS line driver with 80 dB linearity for ISDN applications”, IEEE J. Solid-State Circuits, vol. 27, n. 4, pp. 539–544, April 1992.

    Article  Google Scholar 

  16. John Pierdomenico, Scott Wurcer and Bob Day, “A 744 mW Adaptive Supply Full-Rate ADSL CO Driver”, in ISSCC Digest of Technical Papers, pp. 320-321, February 2002.

    Google Scholar 

  17. Marcus W. May, Michael R. May and John E. Willis, “A Synchronous Dual-Input Switching dc-dc Converter Using Multibit Noise-Shaped Switch Control”, in ISSCC Digest of Technical Papers, pp. 358-359, February 2001.

    Google Scholar 

  18. R. A. R. van der Zee and A. J. M. van Tuijl, “A Power Efficient Audio Amplifier Combining Switching and Linear Techniques”, in Proceedings of the 24 th European Solid-State Circuits Conference, pp. 288-291, 1998.

    Google Scholar 

  19. Brian E. Attwood, “Design parameters important for the optimization of very-high-fidelity PWM (class D) audio amplifiers”, Journal of the audio engineering society, vol. 31, n. 11, pp. 842–853, November 1983.

    Google Scholar 

  20. Enrico Dallago, “Advances in High-Frequency Power Conversion by Delta-Sigma Modulation”, IEEE Trans. Circuits Syst. I, vol. 44, pp. 712–721, August 1997.

    Article  MATH  Google Scholar 

  21. Tim Piessens and Michiel Steyaert, “SOPA: A High-Efficiency Line Driver in 0.35μm CMOS using a Self-Oscillating Power Amplifier”, in ISSCC Digest of Technical Papers, pp. 306-307, February 2001.

    Google Scholar 

  22. Arthur Gelb and Wallace Vander Velde, Multiple-input Discribing Functions and Nonlinear System Design, McGraw-Hill Book Company, 1968.

    Google Scholar 

  23. Tim Piessens and Michiel Steyaert, “A Central Officed Combined ADSL-VDSL Line Driver in.35pm CMOS”, in Proceedings Custom Integrated Circuits Conference, pp. 45-48. IEEE, May 2002.

    Google Scholar 

Download references

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer Science+Business Media New York

About this chapter

Cite this chapter

Piessens, T., Steyaert, M. (2003). Line Drivers: Efficiency, Linearity, Bandwidth. In: Rodríguez-Vázquez, A., Medeiro, F., Janssens, E. (eds) CMOS Telecom Data Converters. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-3724-0_13

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-3724-0_13

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-5382-7

  • Online ISBN: 978-1-4757-3724-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics