Abstract
The (CMOS) semiconductor industry has continued to prosper since the early 70s. The even decreasing feature size has provided improved functionality at a reduced cost. An historical observation by Intel executive Gordon Moore noted that the market demand (and the semiconductor industry response) for functionality per chip (transistors, bits) doubles every 1.5 to 2 years. Equally the microprocessor unit (MPU) performance (million instructions per second: MIPS) doubles every 1.5 to 2 years, as shown in Fig. 1.1. Device size linear features have indeed decreased at a rate of about 70% every three years for most of the industry’s history. Acceleration to a 2-year cycle has been experienced in the most recent years. The cost per function has simultaneously decreased at an average rate of about 25–30%/year/function [ITRS 99]. Today’s microprocessors contain over 50 million transistors and have crossed the 1000 MIPS barrier running at clock speeds above 2 GHz [GEL01, AND 01]. By 2005 gate lengths of 80 nm are to be expected, enabling 700 million transistors to be integrated on a single die [ITRS 01].
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer Science+Business Media New York
About this chapter
Cite this chapter
Vandenbussche, J., Gielen, G., Steyaert, M. (2003). Introduction. In: Systematic Design of Analog IP Blocks. The Kluwer International Series in Engineering and Computer Science, vol 738. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-3707-3_1
Download citation
DOI: https://doi.org/10.1007/978-1-4757-3707-3_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5360-5
Online ISBN: 978-1-4757-3707-3
eBook Packages: Springer Book Archive