Abstract
When a design reaches the register transfer level, essential architectural decisions have been taken; their validation required extensive simulation of the abstract behavioral specifications. We propose to introduce mechanically supported formal reasoning in the design flow, by producing a model of VHDL behavioral specifications in the logic of the ACL2 theorem prover. Written in Lisp, this model is executable as well as subject to symbolic manipulations. We define the semantics of VHDL data types and behavioral-style statements in the logic. We use macros to generate names, function definitions and theorems automatically, by instantiation of model skeletons, while retaining an algorithmic syntactic flavor. This feature is particularly useful to translate VHDL statements into resembling ACL2 macros, so that the logic formalization remains readable.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
K. Keutzer: “The Need for Formal Methods for Integrated Circuit Design”, Proc. FMCAD’96,Palo Alto, CA, Nov.96, Springer Verlag LNCS N°1166, pp.1–18
B. Brock, M. Kaufmann, J S. Moore: “ACL2 Theorems About Commercial Microprocessors”, “, Proc. FMCAD’96,Palo Alto, CA, Nov.96, Springer Verlag LNCS N°1166, pp.275–293
A.J. Camilleri: “A Role for Theorem Proving in Multi-Processor Design”, Proc. CAV’98,Vancouver, June 98, Springer Verlag LNCS N°1427, pp.275–293.
D. Greve: “Symbolic Simulation of the JEM1 Microprocessor”, Proc. FMCAD’98,Palo Alto, Nov.98, Springer Verlag LNCS N°1522, pp. 321–333
J S. Moore: “Symbolic Simulation: An ACL2 Approach”, Proc. FMCAD’98,Palo Alto, CA, Nov.98, Springer Verlag LNCS N°1522, pp. 334–350
D. Borrione, A. Salem: “Denotational semantics of a synchronous VHDL subset”, Formal Methods in System Design, Vol. 7, N° 1–2, Aug. 95, pp. 53–72
D. Russinoff: “Formalization of a Subset of VHDL in the Boyer-Moore Logic”, Formal Methods in System Design, Vol. 7, N° 1–2, Aug. 95, pp. 7–26.
D. Borrione, H. Bouamama, R. Suescun: “ Validation of the Numeric_Bit package using the NQTHM theorem prover”, Proc. APCHDL’96 Cont., Bengalore, India, Jan. 1996.
F. Nicoli: “Verification formelle de descriptions VHDL comportementales”, Ph.D., Université de Provence, Marseille, France, July 1999 (in French)
R. Boyer, J S. Moore: “A Computational Logic Handbook”, Academic Press, 1997
M. Kaufmann, J S. Moore: “ An industrial strength theorem prover for a logic based on Common Lisp”, IEEE Trans. On Software Eng.ineer., Vol. 23 N°4, April 97, pp. 203–213.
IEEE Synthesis Interoperability W.G. 1076.6: “Draft standard for VHDL Synthesis Subset Level 2”, http://www.eda.org/siwg.
D. Déharbe: “Vérification formelle de propriétés temporelles: étude et application au langage VHDL”, PhD, Univ. J. Fourier, Grenoble, 15 Nov 1996 (in French).
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer Science+Business Media New York
About this chapter
Cite this chapter
Borrione, D., Georgelin, P. (2001). Formal verification of VHDL using VHDL-like ACL2 models. In: Mermet, J. (eds) Electronic Chips & Systems Design Languages. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-3326-6_23
Download citation
DOI: https://doi.org/10.1007/978-1-4757-3326-6_23
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-4884-7
Online ISBN: 978-1-4757-3326-6
eBook Packages: Springer Book Archive