Advertisement

System-Level Design Issues for Mixed-Signal ICs and Telecom Frontends

  • Georges Gielen

Abstract

An overview is presented of the challenges and design issues in the system-level design of mixed analog-digital ICs and telecom frontends. The progress in VLSI technology allows the integration of complex systems on a chip, containing both analog and digital parts. In order to boost the design productivity and guarantee the optimality of such systems while meeting the time to market constraints, a systematic top-down design approach has to be followed with sufficient time and attention paid to system-level architectural design before proceeding to the detailed block design. High-level system exploration tools will be presented that enable analog-digital co-design and allow to analyze architectural alternatives and explore trade-offs such as finding the optimal analog-digital partitioning. This will be illustrated with several experimental results from experimental tools. Finally, the crucial underlying technology for such high-level design will be described in detail: analog behavioral modeling, efficient high-level simulation methods and analog power/area estimation.

Keywords

Phase Noise Behavioral Simulation Design Automation Conference Architectural Alternative Classical Architecture 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Semiconductor Industry Association (SIA), “The national technology roadmap for semiconductors,” 1994.Google Scholar
  2. [2]
    Georges Gielen, “Top-down design of mixed-mode systems: challenges and solutions,” chapter 18 in Advances in Analog Circuit Design (edited by Huijsing, Sansen, Van der Plassche ), Kluwer Academic Publishers, 1999.Google Scholar
  3. [3]
    Virtual Socket Interface Architecture Document,“ version 1.0, VSI Alliance, 1997.Google Scholar
  4. [4]
    L.R. Carley, G. Gielen, R. Rutenbar, W. Sansen, “Synthesis tools for mixed-signal Es: progress on frontend and backend strategies,” proceedings ACM/IEEE Design Automation Conference (DAC), pp. 298–303, 1996.Google Scholar
  5. [5]
    H. Huijsing, W. Sansen, R. Van der Plassche, “Advances in analog circuit design,” different chapters by different authors, Kluwer Academic Publishers, 1999.Google Scholar
  6. [6]
    A. Doboli, A. Nunez-Aldana, N. Dhanwada, S. Ganesan, R. Vemuri, “Behavioral synthesis of analog systems using two-layered design space exploration,” proceedings ACM/IEEE Design Automation Conference (DAC), pp. 951–957, June 1999.Google Scholar
  7. [7]
    J. Crols, S. Dormay, M. Steyaert, G. Gielen, “A high-level design and optimization tool for analog RF receiver front-ends,” proceedings International Conference on Computer-Aided Design (ICCAD), pp. 550–553, 1995.Google Scholar
  8. [8]
    S. Donnay, “Analog high-level design automation in mixed-signal ASICs,” Ph.D. dissertation, Katholieke Universiteit Leuven, December 1998.Google Scholar
  9. [9]
    P. Wambacq, G. Vandersteen, S. Donnay, M. Engels, I. Bolsens, E. Lauwers, P. Vanassche, G. Gielen, “High-level simulation and power modeling of mixed-signal front-ends for digital telecommunications,” proceedings International Conference on Electronics, Circuits and Systems (ICECS), pp. 525–528, September 1999.Google Scholar
  10. [10]
    G. Vandersteen, P. Wambacq, “FAST,” proceedings ACM/IEEE Design Automation Conference (DAC), June 2000.Google Scholar
  11. [11]
    S. Donnay, G. Gielen, W. Sansen, “High-level analog/digital partitioning in low-power signal processing applications,” proceedings 7th international workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp. 47–56, 1997.Google Scholar
  12. [12]
    P. Wambacq, “Compact modeling of nonlinear distortion in analog communication circuits,” proceedings Design And Test in Europe conference (DATE), March 2000.Google Scholar
  13. [13]
    J. Vandenbussche, G. Van der Plas, G. Gielen, W. Sansen, “Behavioral model of reusable D/A converters,” IEEE Transactions on Circuits and Systems, Part II, Vol. 46, No. 11, pp., November 1999.Google Scholar
  14. [14]
    P. Vanassche, G. Gielen, W. Sansen, “System-level time-domain simulation of telecom frontends using damped complex exponentials,” internal report, Lathlike Universiteit Leuven, October 1999.Google Scholar
  15. [15]
    E. Lauwers, G. Gielen, “A power estimation model for high-speed CMOS A/D converters,” proceedings Design, Automation and Test in Europe (DATE) conference, pp. 401–405, March 1999.Google Scholar

Copyright information

© Springer Science+Business Media New York 2000

Authors and Affiliations

  • Georges Gielen
    • 1
  1. 1.Katholieke Universiteit LeuvenESAT-MICASLeuvenBelgium

Personalised recommendations