Advertisement

Unified Meta-Flow Summary for Low-Power Data-Dominated Applications

  • Francky Catthoor
  • Erik Brockmeyer
Chapter

Abstract

In order to arrive at a broadly applicable design flow in this important part of the system design trajectory, and to really use a common terminology, there is a need to have the same view of an underlying system design meta flow. The basic high-level synthesis terminology proposed in [20, 21, 27] was useful but not sufficient to cover the rapidly advancing research. At IMEC, a unified meta flow bridging an even larger span of abstraction levels has been proposed (see overview in [8]). The resulting proposal is (to our knowledge) the first attempt to obtain unification over such a broad scope.

Keywords

Motion Estimation Meta Flow Design Flow Concurrent Task Custom Processor 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Multi-media compilation project (Acropolis) at IMEC http://www.imec.be/vsdm/domains/designtechno/Welcome.html.
  2. [2]
    E. Brockmeyer, F. Catthoor, J. Bormans, H. De Man, “Code transformations for reduced data transfer and storage in low power realisation of MPEG-4 full-pel motion estimation”, Proc. IEEE Int. Conf. on Image Proc, Chicago, EL, pp.III.985–989, Oct. 1998.Google Scholar
  3. [3]
    E. Brockmeyer, L. Nachtergaele, F. Catthoor, J. Bormans, H. De Man, “Low power memory storage and transfer organization for the MPEG-4 full pel motion estimation on a multi media processor”, IEEE Trans, on Multi-Media, Vol.1, No.2, pp.202–216, June 1999.CrossRefGoogle Scholar
  4. [4]
    R. Camposano, W. Wolf (eds.), “Trends in high-level synthesis”, Kluwer Academic Publishers, Boston, 1991.Google Scholar
  5. [5]
    F. Catthoor, L. Svensson (eds.), “Application-driven architecture synthesis”, Kluwer Academic Publishers, Boston, 1993.CrossRefGoogle Scholar
  6. [6]
    F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, H. De Man, “Global communication and memory optimizing transformations for low power signal processing systems”, VLSI Signal Processing VII, J.Rabaey, P.Chau, J.Eldon (eds.), IEEE Press, New York, pp.178–187,1994.Google Scholar
  7. [6]
    F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, H. De Man, “Global communication and memory optimizing transformations for low power signal processing systems”, VLSI Signal Processing VII, J. Rabaey, P. Chau, J. Eldon (eds.), IEEE Press, New York, pp.178–187,1994.Google Scholar
  8. [8]
    F. Catthoor, D. Verkest, E. Brockmeyer, “Proposal for unified system design meta flow in task-level and instruction-level design technology research for multimedia applications”, Proc. 11th ACM/IEEE Intnl. Symp. on System-Level Synthesis, Hsinchu, Taiwan, pp.89–95, Dec. 1998.Google Scholar
  9. [9]
    Special issue on “Hardware-Software Codesign”, Proc. of the IEEE, Vol.85, No.3, March 1997.Google Scholar
  10. [10]
    K. Danckaert, F. Catthoor, H. De Man, “System-level memory management for weakly parallel image processing”, Proc. EuroPar Conference, Lyon, France, August 1996. “Lecture notes in computer science” series, Vol.1124, Springer Verlag, pp.217–225, 1996.Google Scholar
  11. [11]
    K. Danckaert, F. Catthoor, H. De Man, “System level memory optimization for hardware-software co-design”, Proc. IEEE Intnl. Workshop on Hardware/Software Co-design, Braunschweig, Germany, pp.55–59, March 1997.Google Scholar
  12. [12]
    E.De Greef, F. Catthoor, H. De Man, “Program transformation strategies for reduced power and memory size in pseudo-regular multimedia applications”, IEEE Trans, on Circuits and Systems for Video Technology, Vol.8, No.6, pp.719–733, Oct. 1998.CrossRefGoogle Scholar
  13. [13]
    J. P. Diguet, S. Wuytack, F. Catthoor, H. De Man, “Formalized methodology for data reuse exploration in hierarchical memory mappings”, Proc. IEEE Intnl. Symp. on Low Power Design, Monterey, pp.30–35, Aug. 1997.Google Scholar
  14. [14]
    D. Gajski, N. Dutt, A. Wu, “High-level synthesis: introduction to chip and system design”, Kluwer Acad. Publ., Boston, 1992.Google Scholar
  15. [15]
    D. Gajski, F. Vahid, S. Narayan, J. Gong, “Specification and design of embedded systems”, Prentice Hall, Englewood Cliffs NJ, 1994.MATHGoogle Scholar
  16. [16]
    M. Hall, J. Anderson, S. Amarasinghe, B. Murphy, S. Liao, E. Bugnion, M. Lam, “Maximizing multiprocessor performance with the SUIF compiler”, IEEE Computer Magazine, Vol.30, No. 12, pp.84–89, Dec. 1996.CrossRefGoogle Scholar
  17. [17]
    K. Itoh, K. Sasaki, Y. Nakagome, “Trends in low-power RAM circuit technologies”, special issue on “Low power design” of the Proceedings of the IEEE, Vol.83, No.4, pp.524–543, April 1995.CrossRefGoogle Scholar
  18. [18]
    P. Lippens, J. van Meerbergen, W. Verhaegh, A. van der Werf, “Allocation of multiport memories for hierarchical data streams”, Proc. IEEE Int. Conf. Comp. Aided Design, Santa Clara CA, Nov. 1993.Google Scholar
  19. [19]
    L. Nachtergaele, F. Catthoor, B. Kapoor, D. Moolenaar, S. Janssen, “Low power storage exploration for H.263 video decoder”, IEEE workshop on VLSI signal processing, Monterey CA, Oct. 1996. Also in VLSI Signal Processing IX, W. Burleson, K. Konstantinides, T. Meng, (eds.), IEEE Press, New York, pp.116–125,1996.Google Scholar
  20. [20]
    M. C. McFarland, A. C. Parker, R. Camposano, “Tutorial on high-level synthesis”, Proc. 25th ACM/IEEE Design Automation Conf, San Francisco CA, pp.330–336, June 1988.Google Scholar
  21. [21]
    M. C. McFarland, A. C. Parker, R. Camposano, “The high-level synthesis of digital systems”, Proc. of the IEEE, special issue on “The future of computer-aided design”, Vol.78, No.2, pp.301–318, Feb. 1990.CrossRefGoogle Scholar
  22. [22]
    M. Miranda, F. Catthoor, M. Janssen, H. De Man, “High-level Address Optimisation and Synthesis Techniques for Data-Transfer Intensive Applications”, IEEE Trans, on VLSI Systems, Vol.6, No.4, pp.677–686, Dec. 1998.CrossRefGoogle Scholar
  23. [23]
    P. R. Panda, N. D. Dutt, A. Nicolau, “ Memory data organization for improved cache performance in embedded processor applications”, Proc. 9th ACM/IEEE Intnl. Symp. on System-Level Synthesis, La Jolla CA, pp.90–95, Nov. 1996.Google Scholar
  24. [24]
    L. Rabiner, B. Gold, “Theory and Applications of Digital Signal Processing”, Prentice Hall, Englewood Cliffs NJ, 1975.Google Scholar
  25. [25]
    L. Ramachandran, D. Gajski, V. Chaiyakul, “An algorithm for array variable clustering”, Proc. 5th ACM/IEEE Europ. Design and Test Conf, Paris, France, pp.262–266, Feb. 1994.Google Scholar
  26. [26]
    T. Sikora, “The MPEG-4 video standard verification model”, IEEE Trans, on Circuits and Systems for Video Technology, Vol.7, No.1, pp. 19–31, Feb. 1997.CrossRefGoogle Scholar
  27. [27]
    “Synthesis terminology catalog ”, VSDM synthesis domains (eds. F.Catthoor, G.Goossens), Internal Documentation, IMEC, Heverlee, 1989 (first version).Google Scholar
  28. [28]
    L. Terman, R-H. Yan (eds.), special issue on “Low power electronics” of the Proceedings of the IEEE, Vol.83, No.4, pp.495–700, April 1995.Google Scholar
  29. [29]
    I. Verbauwhede, F. Catthoor, J. Vandewalle, H. De Man, “Background memory management for the synthesis of algebraic algorithms on multi-processor DSP chips”, Proc. VLSI’89, Int. Conf. on VLSI, Munich, Germany, pp.209–218, Aug. 1989.Google Scholar
  30. [30]
    P. R. Wilson, M. Johnstone, M. Neely, D. Boies, “Dynamic Storage Allocation: A Survey and Critical Review”, Proc. Intnl. Wsh. on Memory Management, Kinross, Scotland, UK, Sep. 1995.Google Scholar
  31. [31]
    S. Wuytack, J. L. da Silva, F. Catthoor, G. De Jong, C. Ykman, “Memory management for embedded network applications”, IEEE Trans, on Comp.-aided Design, Vol.CAD-18, No.5, pp.533–544, May 1999.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media Dordrecht 2000

Authors and Affiliations

  • Francky Catthoor
    • 1
  • Erik Brockmeyer
    • 1
  1. 1.IMECLeuvenBelgium

Personalised recommendations