Abstract
A major barrier to the successful realization of commercial CMOS RF communication systems is the relatively slow progress in the development of CMOS RF compact models. This paper reviews the recent activities of the B SIM development team in addressing this need. Both RF ac and noise models based on BSIM3v3 were proposed and evaluated with 2-D simulations and experimental data. Good agreement has been achieved in the GHz range. These models will enable the accurate simulations of new emerging CMOS RF LSI communication systems using SPICE.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
P. Gray and R. Meyer, “Future directions of silicon IC’s for RF personal communications,” in CICC, pp. 83–90, May 1995.
F. Brianti et al.,“High integration CMOS RF transceivers,” in AACD,Lausanne-Ouchy, Switzerland, April 1996.
The National Technology Roadmap for Semiconductors,SIA, 1997.
J. Rudell et al.,“Recent developments in high integration multistandard CMOS transceivers for personal communication systems,” in Symp. Low Power Electronics,pp. 149–154, August 1998.
J. Rudell et al.,“A 1.9GHz wide-band IF double conversion CMOS integrated receiver for cordless telephone applications,” in ISSCC,pp. 304–305, February 1997.
A. Abidi et al.,“The future of CMOS wireless transceivers,” in ISSCC,pp. 118–119, February 1997.
D. Shaeffer et al.,“A 115mW CMOS GPS receiver,” in ISSCC,pp. 122–123, February 1998.
M. Steyaert et al.,“A single-chip CMOS transceiver for DCS-1800 wireless communications,” in ISSCC,pp. 48–49, February 1998.
P. Orsatti et al.,“A 20mA-receive 55mA-transmit GSM transceiver in 0.25µm CMOS,” in ISSCC,pp. 232–233, February 1999.
T. Cho et al.,“A single-chip CMOS direct-conversion transceiver for 900 MHz spread-spectrum digital cordless phones,” in ISSCC,pp. 228229, February 1999.
T. Manku, “Microwave CMOS–devices and circuits,” in CICC, pp. 59–66, May 1998.
W. Liu et al., BSIM3v3.2 MOSFET Model Users’ Manual,University of California, Berkeley, Memo. no. UCB/ERL M98/51, August 1998.
S-parameter Techniques for Faster, More Accurate Network Design, Hewlett Packard, Test and Measurement, Application Note 95–1.
] W. Liu et al.,“RF MOSFET modeling accounting for distributed substrate and channel resistance with emphasis on the BSIM3v3 SPICE model,” in IEDM,pp. 309–312, December 1997.
D. Pehlke et al.,“High frequency application of MOS compact model and their development for scalable RF model libraries,” in CICC,pp. 219–222, May 1998.
J. Ou et al.,“CMOS RF modeling for GHz communication IC’s,” in VLSI Symp. Tech.,pp. 94–95, June 1998.
X. Jin et al.,“An effective gate resistance model for CMOS RF and noise modeling,” in IEDM,pp. 961–964, December 1998.
B. Razavi, R. Yan, and K Lee, “Impact of distributed gate resistance on the performance of MOS devices,” IEEE Trans. Circuits and Systems I, vol. 41, no. 11, pp. 750–754, November 1994.
E. Abou-Allam and T. Manku, “A small-signal MOSFET model for radio frequency IC applications,” IEEE Trans. Computer-Aided Design, vol. 16, no. 5, pp. 437–447, May 1997.
R. Gharpurey and R. Meyer, “Modeling and analysis of substrate coupling in integrated circuits,” IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 344–353, March 1996.
L. Tiemeijer and D. Klaassen, “Geometry scaling of the substrate loss of RF MOSFETs,” in ESSDERC, pp. 480–483, September 1998.
G. Vendelin, A. Pavio, and U. Rohde, Microwave Circuit Design Using Linear and Nonlinear Techniques, New York: Wiley, 1990.
P. Gray and R. Meyer, Analysis and Design of Analog Integrated Circuits, 3rd edition, New York: Wiley, 1993.
A. Abidi, “High-frequency noise measurements on FET’s with small dimensions,” IEEE Trans. Electron Devices, vol. 33, no. 11, pp. 18011805, November 1986.
A. van der Ziel, Noise in Solid State Devices and Circuits, New York: Wiley, 1986.
D. Shaeffer and T. Lee, “A 1.5-V, 1.5-GHz CMOS low noise amplifier,” IEEE J. Solid-State Circuits, vol. 32, no. 5, May 1997.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Ou, J.J., Jin, X., Gray, P.R., Hu, C. (1999). Recent Developments in BSIM for CMOS RF ac and Noise Modeling. In: Sansen, W., Huijsing, J., van de Plassche, R. (eds) Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-3047-0_8
Download citation
DOI: https://doi.org/10.1007/978-1-4757-3047-0_8
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5101-4
Online ISBN: 978-1-4757-3047-0
eBook Packages: Springer Book Archive