Abstract
The experimental results of design flow execution presented in chapter 3 are analysed here to determine the supportive qualities of hierarchical design methods. As was shown in section 2.3, hierarchical methods employ the following techniques and disciplines, to meet the ever increasing demands on system design:
-
multiple, consecutive levels of design hierarchy
-
high level of design abstraction for system validation and verification
-
formal descriptions and executable specifications
-
concurrent engineering. This chapter confirms that these techniques indeed enable a hierarchical design flow to meet the technical and economic requirements (section 2.2).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
E.R. Dilling. “Design and evaluation of a mixed signal design flow for digital video applications”, Instituut Vervolgopleidingen, Eindhoven University of Technology,The Netherlands, ISBN 90–5282-438-X, January 1995.
C.F. Fey, “Custom LSI / VLSI Chip Design Productivity”, IEEE Journal on Solid State Circuits,vol. SC-20, no. 2, pp. 555–561, April 1985.
C.F. Fey, D.E. Paraskevopoulos, “Studies in LSI Technology Economics II: a Comparison of Product Costs Using MSI, Gate Arrays, Standard Cells, and Full Custom VLSI”, IEEE Journal on Solid State Circuits,vol. SC-21, no. 2, pp. 297–303, April 1986.
C.F. Fey, D.E. Paraskevopoulos, “Studies in LSI Technology Economics IV: Models for Gate Array Design Productivity”, IEEEJournal on Solid State Circuits,vol. SC-24, no. 4, pp. 1085–1091, August 1989.
D. Gajski, N. Dutt, A. Wu, S. Lin, “High-Level Synthesis. Introduction to Chip and System Design”, Kluwer Academic Publishers,Norwell MA, 1994.
A.K. Gupta, D.L. Wilemon, “Accelerating the Development of Technology-Based New Products”, California Management Review,vol. 32, pp. 24–44, Winter 1990.
D.A. Hodges and H.G. Jackson, “Analysis and design of digital integrated circuits”, McGraw-Hill Inc.,New York, ISBN 0–07-Y66334–3, 1983.
J.A.A.M. van den Hurk, E.R. Dilling, “System Level Design, a VHDL Based Approach”, Proc. European Design Automation Conf. (EuroDAC),pp. 568 – 573, Brighton (UK), September 1995.
C. Karman, “Growth in the Semiconductor Industry”, Proceedings of the Twenty-first Europ. Solid State Circuits Conf. (ESSCIRC),pp. 2–9, Lille (France), September 1995.
D.E. Paraskevopoulos, C.F. Fey, “Studies in LSI Technology Economics III: Design Schedules for Application-Specific Integrated Circuits”, IEEE Journal on Solid State Circuits,vol. SC-22, no. 2, pp. 223–229, April 1987.
D.G. Reinertsen, “Whodunit? The search for the new-product killers”, Electron. Bus.,vol. 11, pp. 106–109, July 1983.
L. Stok, “Architectural Synthesis and Optimization of Digital Systems”, Ph. D. Thesis, Eindhoven University of Technology,The Netherlands, ISBN 90–9003966-X, July 1991.
N.H.E. Weste, K. Eshraghian, “Principles of CMOS VLSI Design”, Addison-Wesley Publishing Company,New York, ISBN 0–201–53376–6, 1992.
Status 1995, A Report On The Integrated Circuit Industry, ICE,1995.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1998 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
van den Hurk, J., Jess, J. (1998). Supportive Qualities of Hierarchical Design Methods. In: System Level Hardware/Software Co-design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2805-7_4
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2805-7_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5025-3
Online ISBN: 978-1-4757-2805-7
eBook Packages: Springer Book Archive