Cosmos: An SDL Based Hardware/Software Codesign Environment

  • J. M. Daveau
  • G. F. Marchioro
  • T. Ben-Ismail
  • A. A. Jerraya
Part of the Current Issues in Electronic Modeling book series (CIEM, volume 8)

Abstract

The goal of this chapter is to introduce COSMOS, a methodology and an environment for the specification and synthesis of mixed systems composed of hardware (HW) and software (SW) starting from system level specifications. The application domain aimed at is communicating heterogeneous systems. The description model used permits an efficient manipulation of complex communication protocol. The resulting target is a mixed architecture that can be either a circuit, a card or a network of distributed processors. The current version of the COSMOS project provides a model for the representation of systems as well as basic primitives for synthesis at the system level. It allows a semi-automatic synthesis starting from system level specifications on an heterogeneous architecture. The ongoing work consists of a study and realisation of systematic partitioning strategies and efficient methods for the estimation and synthesis of communication. The principal choices of languages, representation models and architectures very much favour the design of telecommunication systems. COSMOS uses the SDL (ITU standard) language for the system specification. The result of partitioning and communication synthesis is an executable model of an heterogeneous architecture described in C (ANSI standard) and VHDL (IEEE standard) languages. The COSMOS environment is built around an intermediate format, called SOLAR, designed to facilitate the migration between systems specifications and hardware descriptions. SOLAR permits representation of high level concepts using the hardware semantics. The model is general containing an extended finite state machine and a powerful communication model.

Keywords

Migration Mellon EDAC 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [BaRo94]
    E. Barros, X. Xiong, W. Rosenstiel, “A Method for Partitionning UNITY Language in Hardware and Software”, Proceedings EURO-DAC, EURO-VHDL, September 1994.Google Scholar
  2. [BIJe95]
    T. Ben-Ismail, A.A. Jerraya, “Synthesis steps and Design Models for Codesign”, IEEE Computers, Vol 28, N°2, February 1995.Google Scholar
  3. [BuVe92]
    K. Buchenrieder, C. Veith, “CODES: A Practical Concurent Design Environement”, Proceedings of the Int. Workshop on Hardware-Software Co-design, October 1992.Google Scholar
  4. [BuVe94]
    K. Buchenrieder, C. Veith, “A Prototyping Environnement for Control Oriented hardware/SW Systems using State Charts, Activity Charts and FPGA”, Proceedings EURO DAC, September 1994.Google Scholar
  5. [BuSe93]
    K. Buchenrieder, A. Sedlmeier, C. Veith, “HW/SW Co-Design With PRAMs Using CODES”, Proceedings CHDL, April 1993.Google Scholar
  6. [ChBo95]
    P.H. Chou, R.B. Ortega, G. Borriello, “The CHINOOK Hardware-Software Co-Synthesis System”, Proceedings ISSS, September 1995.Google Scholar
  7. [DaBe95]
    J.M. Daveau, T. Ben-Ismail, A.A. Jerraya, “Synthesis of System Level Communication by an Allocation Based Approach”, Proceedings ISSS, September 1995.Google Scholar
  8. [Dutt91]
    N. Dutt et al, “A User Interface for VHDL Behavioural Modeling”, Proceedings CHDL, April 1991.Google Scholar
  9. [EcG194]
    W. Ecker, M. Glesner, A. Vombach, “Protocol Merging: A VHDL based Method for Clock Cycle Minimizing and Protocol Preserving Scheduling of IO-Operation”, Proceedings EURO-DAC, EURO-VHDL, September 1994.Google Scholar
  10. [Ecke93]
    W. Ecker, “Using VHDL for HW/SW Co-Specification”, Proceedings EURO-DAC, EURO-VHDL, September 1993.Google Scholar
  11. [Ecke95]
    W. Ecker, “Semi Dynamic Scheduling of Synchronization Mechanisms”, Proceedings EURO-DAC, EURO-VHDL, September 1995.Google Scholar
  12. [ElPe94]
    P. Eles, Z. Peng, and A. Doboli, “VHDL System Level Specification and Partitioning in a Hardware/Software Co-Synthesis Environnement”, Proceedings of the Int. Workshop on Hardware-Software Co-design, April 1994.Google Scholar
  13. [ErHe93]
    R. Ernst, J. Henkel, T. Benner, “Hardware-Software Co-synthesis for Microcontrollers”, IEEE Design and Test of Computers, Vol 10, N°4, December 1993.Google Scholar
  14. [FiKu93]
    D. Filo, D.C. Ku, C.N. Coelho, and G. De Michelli, “Interface Optimisation for Concurrent Systems under Timing Constraints”, IEEE Transactions on VLSI, Vol 1, N°3, December 1993.Google Scholar
  15. [GaVa94]
    D. Gajski, F. Vahid, S. Narayan, “A Design Methodology for System Specification Refinement”, Proceedings ED AC, February 1994.Google Scholar
  16. [GaVa95]
    D. Gajski, F. Vahid, S. Narayan, “Specification and Design of Embedded Hardware-Software Systems”, IEEE Design and Test of Computers, Vol 12, N°1, Spring 1995.Google Scholar
  17. [GoGa96]
    J. Gong, D. Gajski, “Model Refinement for Hardware/Software Codesign”, Proceedings EDTC, March 1996.Google Scholar
  18. [Gebo92]
    C.H. Gebotys, “Optimal Scheduling and Allocation of Embedded VLSI Chips”, Proceddings DAC, June 1992.Google Scholar
  19. [GlKr93]
    W. Glunz, T. Kruse, T. Rossel, D. Monjau, “Integrating SDL and VHDL for System-Level Hardware Design”, Proceedings CHDL 93, April 1993.Google Scholar
  20. [GuDM92]
    R.K. Gupta, C.N. Coelho, G. De Micheli, “Synthesis and Simulation of Digitals Systems Containing Interacting Hardware and Software Components”, Proceedings DAC, June 1992.Google Scholar
  21. [GuDM93]
    R.K. Gupta, G. De Micheli, “Hardware-Software Cosynthesis for Digital Systems”, IEEE Design and Test of Computers, Vol 10, N° 3, September 1993.Google Scholar
  22. [GuDM94]
    R. Gupta, C. N. Coelho, G. De Micheli, “Program Implementation Schemes for Hardware/Software Systems”, IEEE Design and Test of Computers, Vol 27, N° 1, January 1994.Google Scholar
  23. [HaLa90]
    D. Harel, H. Lacover, A. Namaad, and al, “Statecharts: A Working Environment for The Development of Complex Reactive Systems”, IEEE Transactions on Software Engineering, vol. 16, N°4, April 1990.Google Scholar
  24. [HeEr94]
    J. Henkel, R. Ernst, U. Holtmann, T. Benner, “Adaptation of Partitioning and High Level Synthesis in Hardware/Software Co-Synthesis”, Proceedings ICCAD, May 1994.Google Scholar
  25. [JaE194]
    A. Jantsch, P. Ellervee, J. Öberg, A. Hermani and H. Tenhunen, “Hardware/Software Partitionning and Minimizing Memory Interface Traffic”, Proceedings EURO DAC, September 1994.Google Scholar
  26. [JeOB94]
    A. A. Jerraya, K. O’Brien, “SOLAR: An Intermediate Format for System-Level Modeling and Synthesis”, in “Computer Aided Software-Hardware Engineering”, J. Rozenblit, K. Buchenrieder (eds), IEEE Press 1994.Google Scholar
  27. [KaLe93]
    A. Kalavade, E. A. Lee, “A Hardware-Software Codesign Methodology for DSP Applications”, IEEE Design and Test of Computers, Vol 10, N° 3, September 1993.Google Scholar
  28. [KaLe94]
    A. Kalavade, E. A. Lee, “A Global Criticality/Local Phase Driven Algorithm for the Constrained Hardware/Software Partitionning Problem”, Proceedings of the Internationnal Workshop on Hardware-Software Co-design, April 94.Google Scholar
  29. [KaLe95]
    A. Kalavade, E. A. Lee, “The Extended Partitionning Problem: Hardware/Software Mapping and Implementation-Bin Selection”, 1995.Google Scholar
  30. [KhMa95]
    S. A. Khan, V. K. Madisetti, “System Partitionning of MCMs for Low Power”, IEEE Design and Test of Computers, Vol 12, N° 1, spring 1995.Google Scholar
  31. [KoRo94]
    G. Koch, U. Kebschull, W. Rosenstiel, “A Prototyping Environnement for Hardware/Software Code sign in the COBRA Project”, Proceedings of the Int. Workshop on Hardware-Software Co-design, April 94.Google Scholar
  32. [MaHa95]
    J. Madsen, and B. Hald, “An Approach to Interface Synthesis”, Proceedings ISSS, September 1995.Google Scholar
  33. [NaGa93]
    S. Narayan, D. Gajski, “Features Supporting System Level Specification in HDL”, Proceedings EURO-DAC, EURO-VHDL, September 1993.Google Scholar
  34. [NaGa94]
    S. Narayan, D. Gajski, “Synthesis of System Level Bus Interface”, Proceedings EDTC, February 1994.Google Scholar
  35. [NaGa95]
    S. Narayan, D. Gajski, “Interfacing Incompatible Protocols using Interface Process Generation”, Proceedings DAC, June 1995.Google Scholar
  36. [PaJe91]
    P. Paulin, A. A. Jerraya, “SIF: A Synthesis Interchange Format”, Proceedings of the Int. Workshop on High-Level Synthesis, March 1991.Google Scholar
  37. [PeKu93]
    Z. Peng, K. Kuchcinski, “An Algorithm for Partitioning of Application Specific Systems”, proceeding ED AC, February 1993.Google Scholar
  38. [ReWi93]
    N. L. Rethman, P. A. Wilsey, “RAPID: A Tool for Hardware-Software Tradeoff Analysis”, Proceedings CHDL, April 1993.Google Scholar
  39. [SaPr90]
    K. Salah, R. Probert, “A Service Based Method for the Synthesis of Communication Protocols”, International Journal of Mini and Microcomputers, Vol 12, N° 3, April 1990.Google Scholar
  40. [ScNe95]
    G. Schumacher, W. Nebel, “Inheritance Concept for Signals in Object Oriented Extenuons to VHDL”, Proceedings EURO-DAC, EURO-VHDL, September 1995.Google Scholar
  41. [SrBr91]
    M. B. Srivastava, R. B. Brodersen, “Rapid Prototyping of Hardware and Sofware in an Unified Framework”, Poceeddings ICC AD, November 1991Google Scholar
  42. [SrBr93]
    M. B. Srivastava, R. B. Brodersen, “Using VHDL for High-Level, Mixed-Mode Simulation”, IEEE Design and Test of Computers, Vol 10, N° 3, September 1993.Google Scholar
  43. [SrBr95]
    M. B. Srivastava, R. B. Brodersen, “A Unified Framework for Rapid Prototyping of System Level Hardware and Software”, IEEE Transaction on CAD, Vol 14, N° 6, June 1995.Google Scholar
  44. [SwMo95]
    S. Swamy, A. Molin, and B. Covnot, “OO-VHDL Object Oriented Extenuons to VHDL”, IEEE Computer, Vol 28, N° 10, October 1995.Google Scholar
  45. [ThAd93]
    D.E. Thomas, J.K. Adams, H. Schmitt, “A Model and Methodology for Hardware-Software Codesign”, IEEE Design and Test of Computers, Vol 10, N° 3, September 1993.Google Scholar
  46. [TaWo95]
    A. Takach, W. Wolf, “Scheduling Constraint Generation for Communicating Processes”, IEEE Transaction on VLSI Systems, Vol 3, N° 2, June 1995.Google Scholar
  47. [VaGa91]
    F. Vahid, S. Narayan, D. Gajski, “Spec Charts: A Language For System-Level Synthesis”, Proceedings CHDL, April 1991.Google Scholar
  48. [VaGa92]
    F. Vahid, D. Gajski, “Specification Partitionning for System Design”, Proceedings DAC, June 1992.Google Scholar
  49. [VaGa94]
    F. Vahid, J. Gong, D. Gajski, “A Binary Constraint Search Algorithm for Minimizing Hardware during Hardware/Software Partitionning”, Proceedings EURO DAC, EURO-VHDL September 1994.Google Scholar
  50. [VaGa95]
    F. Vahid, D. Gajski, “Closeness Metrics for System Level Functional Partitioning”, Proceedings EURO DAC, EURO-VHDL September 1995.Google Scholar
  51. [VaVa93]
    J. van Hoof, K. van Rompaey, I. Bolsens, G. Gossens, and H. DeMan, “High Level Synthesis for Real Time Digital Signal Processing”, Kluwer Academic Publishers 1993.Google Scholar
  52. [YeWo95]
    T. Yen, W. Wolf, “Communication Synthesis for Distributed Embedded Systems”, Proceedings ICC AD, November 1995.Google Scholar
  53. [Wolf94]
    W. Wolf, “Hardware/Software Co-Design of Embedded Systems”, Proceedings of the IEEE, Vol 82, N° 7, July 1994.Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 1997

Authors and Affiliations

  • J. M. Daveau
    • 1
  • G. F. Marchioro
    • 1
  • T. Ben-Ismail
    • 1
  • A. A. Jerraya
    • 1
  1. 1.System-Level Synthesis GroupTIMA/INPGGrenoble CedexFrance

Personalised recommendations